- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69018 > MB86967PFV 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB86967PFV |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | PLASTIC, LQFP-100 |
| 文件頁數(shù)： | 46/129頁 |
| 文件大?。?/td> | 1519K |
| 代理商： | MB86967PFV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁
23
MB86967
off-loads the host system, but it also speeds up the communication processes, yielding higher throughput. As
a result, the MB86967 can typically win benchmark performance tests over competing controllers.
7.2 Arbitration of Buffer Access
The buffer controller automatically prioritizes and services requests for access to memory from the transmitter,
receiver and host system. The MB86967’s arbitration mechanism, illustrated in Figure 3, interleaves accesses
to the buffer memory so that the operation appears to be simultaneous: data can be written to or read from the
buffer memory by the host via Buffer Memory Port Register 8 (BMPR8), while data is being read from the buffer
by the transmitter and/or written in for storage by the receiver. Each interface, whether host system or network
access, appears to be served independently by the controller. Each interface has an associated FIFO to provide
time for the buffer interleaving. Thus, packet data is pipelined through the system for highest performance and
throughput, and the buffer controller supports all the cases of simultaneous access to the buffer memory as
follows:
1. Data from the network is stored in the receive buffer.
2. The host retreives packets from the receive buffer.
3. The host loads packet data into the transmit buffer.
4. The transmitter obtains data for transmission from the transmit buffer.
5. Any combination of the above can occur concurrently.
7.3 Transmit Buffer
The section of the memory used by the transmitter can be configured by programming the Transmitter Buffer
Size control bits, DLCR6<3:2>. Configurations include a single buffer 2 kilobytes long, or a pair of banks, each
either 2, 4 or 8 kilobytes long, as illustrated in Figure 4. Within each buffer or bank, one or more packets can be
written by the system until the available space is too small for another packet. When a single transmit buffer is
used, the system and the transmitter time-share the use of the buffer. When two buffers are used, the system
can load packets into one of the buffers while the contents of the other are being transmitted. Using dual buffers
and loading multiple packets for ’packet chaining’ gives the highest rate of transmission.
HOST CPU
READ
OR
WRITE
MB86967
BUFFER
CONTROLLER
TRANSMIT
RECEIVE
INTERLEAVED
DATA
DEDICATED
BUFFER MEMORY
Figure 3 Simultaneous Access to Buffer Memory
NETWORK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB881631BPN-G-ERE1 | 26 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB881631BPN-G-EFE1 | 26 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB881631CPN-G-ERE1 | 42 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB89123APFM | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP48 |
| MB89202P-SH | 8-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86977 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86977PFV-G-BND | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86A21PMC-G-BNDE1 | 制造商:FUJITSU 功能描述: |
| MB86A21PMC-G-JNE1 | 制造商:FUJITSU 功能描述: |
| MB86A22PMC-ES-BNDE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。