- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄69018 > MB86967PFV 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB86967PFV |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | PLASTIC, LQFP-100 |
| 文件頁(yè)數(shù)： | 109/129頁(yè) |
| 文件大?。?/td> | 1519K |
| 代理商： | MB86967PFV |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)當(dāng)前第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)
80
MB86967
3. Operating on the Network
Driver code for operating on the network might be partitioned into three main modules as shown in the example
for the MB86967 controller in this section. The modules, shown in Figures 12, 13, and 14 are Transmit Packet
Write, in which packets to be transmitted are moved from host memory to the point marked TX PKT WRITE.
Transmission takes place in two steps. First, packets to be transmitted are loaded into the transmit buffer.
Secondly, when the transmitter is not busy, it will be started to transmit the stored packets. Each of these steps
may have to wait for resources. The packets cannot be loaded unless there is buffer space available. MB86967
provides the option of a single or two independent transmit buffers. With two buffers there is usually no waiting.
The transmitter cannot transmit but one buffer full of packets at a time. To manage these resources, two software
flags are used, TBUF STAT and TX STAT, the status of the transmit buffer and the transmitter respectively. TBUF
STAT refers to the current buffer which might be available to the driver for loading. Its status can be Busy if no
buffer is available, Loading when in the process of being loaded, in Standby if ready to transmit, but not full,
ready and Full or Empty. The transmitter status can be either Busy or Idle.
Packet length is checked during the loading process to assure that the ISO/ANSI/IEEE 8802-3 length
requirements are met. Packets ready to be loaded can be loaded into an Empty or Standby buffer, the latter
being a buffer with packets waiting for the transmitter to become idle. If a standby buffer has more room for
packets, additional packets can be loaded until it is full. The Empty buffer is available for loading and has no
packets. The driver takes ownership of an Empty or Standby buffer by changing its status to Loading.
After the packets are loaded, the transmit status flag is checked for an idle transmitter. If idle, it can be immediately
started to transmit the contents of either a Full or Standby buffer. When the transmitter of the MB86967 chip is
started, buffer status also changes. In single buffer mode, starting the transmitter makes the single buffer
unavailable to the system. In dual buffer mode, starting the transmitter re-allocates its previously-transmitted
buffer as an empty buffer, available for loading. If the transmitter is busy, the routine will suspend execution at
that point pending an idle transmitter.
Two key interrupts used in this example are the receive packet interrupt (RX PKT), indicating that one or more
packets has been received since the interrupt was last enabled, and the transmitter done interrupt (TX DONE),
indicating that the transmitter has finished transmitting the contents of its current buffer. The interrupt service
routine for network operation, illustrated in Figure 13, is short and sweet. If the receive packet interrupt has
occurred, it calls or queues the routine for reading packets (RX PKT READ). Further receive interrupts are
masked until the driver has emptied the receive buffer. This prevents redundant interrupts which would otherwise
occur if packets come in during the read sequence. If the transmitter done interrupt has occurred, the status
flags are updated, and appropriate action is taken to satisfy pending activity, if any, with the newly available
buffer and/or transmitter resource.
The driver is structured to read all receive packets in the buffer whenever one or more packets arrive. A status
bit in MB86967 (BUF EMPTY) indicates whether the receive buffer is empty or not (indicating whole packets
only). The packet read routine, shown in Figure 14, starts by masking further receive interrupts until it has
emptied the buffer and suspended execution. This prevents redundant interrupts which would otherwise occur
if packets come in during the read sequence. As each packet is read, it can be read in parts. If after reading the
first part the packet is not of interest, the rest can be discarded without being moved to host memory using
MB86967’s Skip Packet feature. Reading will continue until the buffer is empty, as indicated by RBUF EMPTY bit.
The Transmit Packet Write Routine, shown in Figure 12, and the Receive Packet Read Routine, shown in Figure
14, together comprise the driver core, which can be called by the network software or from the Network Interrupt
Service Routine, shown in Figure 13. Once called, this core routine transfers both transmit and receive packets
until there are no more to be transferred, then exits or returns. If packets are transferring, this core routine avoids
locking out either the transmitter or the receiver while the other is very busy, by alternating between the two after
a fixed number of packets, set by TX MAX and RX MAX. While in operation, the core routine polls key status
bits. Interrupts are disabled to prevent unnecessary interrupts while the core is executing.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB881631BPN-G-ERE1 | 26 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB881631BPN-G-EFE1 | 26 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB881631CPN-G-ERE1 | 42 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB89123APFM | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP48 |
| MB89202P-SH | 8-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86977 | 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86977PFV-G-BND | 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86A21PMC-G-BNDE1 | 制造商:FUJITSU 功能描述: |
| MB86A21PMC-G-JNE1 | 制造商:FUJITSU 功能描述: |
| MB86A22PMC-ES-BNDE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。