
Electrical Specifications
Tables of Data
68HC(9)12D60 — Rev 4.0
Advance Information
MOTOROLA
Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
381
Table 20-14. Multiplexed Expansion Bus Timing
V
DD
=
5.0 Vdc
±
10%, V
SS
=
0 Vdc, T
A
=
T
L
to T
H
, unless otherwise noted
Num
Characteristic
(1), (2), (3), (4)
Delay Symbol
8 MHz
Min
2MHz
Min
Unit
Max
Max
Frequency of operation (E-clock frequency)
Cycle timet
cyc
=
1
/
f
o
Pulse width, E lowPW
EL
=
t
cyc
/
2
+
delay
Pulse width, E high
(5)
PW
EH
=
t
cyc
/
2
+
delay
Address delay timet
AD
=
t
cyc
/
4
+
delay
Address valid time to ECLK riset
AV
=
PW
EL
t
AD
Multiplexed address hold timet
MAH
=
t
cyc
/
4
+
delay
f
o
0.004
8.0
0.004
2.0
MHz
1
—
t
cyc
PW
EL
0.125 250
0.5
250
μ
s
2
4
58
246
ns
3
2
PW
EH
60
248
ns
5
27
t
AD
t
AV
t
MAH
t
AHDS
t
DHZ
t
DSR
t
DHR
t
DDW
t
DHW
58
152
ns
7
—
0
94
ns
8
18
13
107
ns
9
Address Hold to Data Valid
Data Hold to High Zt
DHZ
=
t
AD
20
—
20
20
ns
10
—
38
132
ns
11
Read data setup time
—
25
25
ns
12
Read data hold time
—
0
0
ns
13
Write data delay time
—
47
165
ns
14
Write data hold time
—
20
20
ns
15
Write data setup time
(5)
t
DSW
=
PW
EH
t
DDW
Read/write delay timet
RWD
=
t
cyc
/
4
+
delay
Read/write valid time to E riset
RWV
=
PW
EL
t
RWD
—
t
DSW
13
83
ns
16
18
t
RWD
t
RWV
t
RWH
49
143
ns
17
—
9
103
ns
18
Read/write hold time
—
20
20
ns
19
Low strobe
(6)
delay timet
LSD
=
t
cyc
/
4
+
delay
Low strobe
(6)
valid time to E riset
LSV
=
PW
EL
t
LSD
Low strobe
(6)
hold time
Address access time
(5)
t
ACCA
=
t
cyc
t
AD
t
DSR
Access time from E rise
(5)
t
ACCE
=
PW
EH
t
DSR
DBE delay from ECLK rise
(5)
t
DBED
=
t
cyc
/
4
+
delay
DBE valid timet
DBE
=
PW
EH
t
DBED
18
t
LSD
49
143
ns
20
—
t
LSV
9
103
ns
21
—
t
LSH
20
20
ns
22
—
t
ACCA
42
323
ns
23
—
t
ACCE
35
223
ns
24
8
t
DBED
39
133
ns
25
—
t
DBE
t
DBEH
21
115
ns
26
DBE hold time from ECLK fall
–3
10
–3
10
ns
1. All timings are calculated for normal port drives.
2. Crystal input is required to be within 45% to 55% duty.
3. Reduced drive must be off to meet these timings.
4. Unequalled loading of pins will affect relative timing numbers.
F
Freescale Semiconductor, Inc.
n
.