
M41ST87Y, M41ST87W
24/38
CLOCK OPERATION
25) is used to both set the clock and to read the
date and time from the clock, in a binary coded
decimal format. Tenths/Hundredths of Seconds,
Seconds, Minutes, and Hours are contained within
the first four registers.
Note: A WRITE to any clock register will result in
the Tenths/Hundredths of Seconds being reset to
“00,” and Tenths/Hundredths of Seconds cannot
be written to any value other than “00.”
Bits D6 and D7 of Clock Register 03h (Century/
Hours Register) contain the CENTURY Bit 0 (CB0)
and CENTURY Bit 1 (CB1). Bits D0 through D2 of
Register 04h contain the Day (day of week). Reg-
isters 05h, 06h, and 07h contain the Date (day of
month), Month, and Years. The ninth clock register
is the Control Register (this is described in the
Clock Calibration section). Bit D7 of Register 01h
contains the STOP Bit (ST). Setting this bit to a '1'
will cause the oscillator to stop. If the device is ex-
pected to spend a significant amount of time on
the shelf, the oscillator may be stopped to reduce
current drain. When reset to a '0' the oscillator re-
starts within one second (typical).
The eight Clock Registers may be read one byte at
a time, or in a sequential block. The Control Reg-
ister (Address location 08h) may be accessed in-
dependently. Provision has been made to assure
that a clock update does not occur while any of the
eight clock addresses are being read. If a clock ad-
dress is being read, an update of the clock regis-
ters will be halted. This will prevent a transition of
data during the READ.
Power Down Time-Stamp
Upon power-up following a power failure, the Halt
Update Bit (HT) will automatically be set to a '1.'
This will prevent the clock from updating the TIME-
KEEPER registers, and will allow the user to read
the exact time of the power-down event. Resetting
the HT Bit to a '0' will allow the clock to update the
TIMEKEEPER registers with the current time.
Note: If the TEB Bit is set, the Power Down Time-
Stamp will be disabled, and the Tamper Event
Time-Stamp will take precedence (see Tamper
Event Time-Stamp on page
22).TIMEKEEPER Registers
The M41ST87Y/W offers 22 internal registers
which contain Clock, Control, Alarm, Watchdog,
Flag, Square Wave, and Tamper data. The Clock
registers are memory locations which contain ex-
ternal (user accessible) and internal copies of the
data (usually referred to as BiPORT TIMEKEEP-
ER cells). The external copies are independent of
internal functions except that they are updated pe-
riodically by the simultaneous transfer of the incre-
mented internal copy. The internal divider (or
clock) chain will be reset upon the completion of a
WRITE to any clock address (00h to 07h).
The system-to-user transfer of clock data will be
halted whenever the address being read is a clock
address (00h to 07h). The update will resume ei-
ther due to a Stop Condition or when the pointer
increments to a non-clock or RAM address.
TIMEKEEPER and Alarm Registers store data in
BCD format. Control, Watchdog and Square Wave
Registers store data in Binary Format.