- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362865 > M38C32EBMXXXFS (Mitsubishi Electric Corporation) Quad 2.7-V High-Slew-Rate Rail-to-Rail Output Operational Amplifier 14-TSSOP -40 to 125 PDF資料下載
參數(shù)資料
| 型號： | M38C32EBMXXXFS |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | Quad 2.7-V High-Slew-Rate Rail-to-Rail Output Operational Amplifier 14-TSSOP -40 to 125 |
| 中文描述： | 單芯片8位CMOS微機 |
| 文件頁數(shù)： | 15/62頁 |
| 文件大小： | 881K |
| 代理商： | M38C32EBMXXXFS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
15
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
38C3 Group
INTERRUPTS
Interrupts occur by sixteen sources: six external, nine internal, and
one software.
Interrupt Control
Each interrupt except the BRK instruction interrupt have both an in-
terrupt request bit and an interrupt enable bit, and is controlled by the
interrupt disable flag. An interrupt occurs if the corresponding inter-
rupt request and enable bits are “1” and the interrupt disable flag is
“0”.
Interrupt enable bits can be set or cleared by software. Interrupt re-
quest bits can be cleared by software, but cannot be set by software.
The BRK instruction interrupt and reset cannot be disabled with any
flag or bit. The I flag disables all interrupts except the BRK instruction
interrupt and reset. If several interrupts requests occurs at the same
time the interrupt with highest priority is accepted first.
Interrupt Operation
By acceptance of an interrupt, the following operations are automati-
cally performed:
1.The processing being executed is stopped.
2.The contents of the program counter and processor status reg-
ister are automatically pushed onto the stack.
3.The interrupt disable flag is set and the corresponding interrupt
request bit is cleared.
4. The interrupt jump destination address is read from the vector
table into the program counter.
I
Notes on Interrupts
When the active edge of an external interrupt (INT
0
– INT
2
, CNTR
0
or CNTR
1
) is set or an vector interrupt source where several interrupt
source is assigned to the same vector address is switched, the cor-
responding interrupt request bit may also be set. Therefore, take fol-
lowing sequence:
(1) Disable the interrupt.
(2) Change the active edge in interrupt edge selection register.
(3) Clear the set interrupt request bit to “0.”
(4) Enable the interrupt.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38C32ECAXXXFP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38C32ECAXXXFS | Quad 2.7-V High-Slew-Rate Rail-to-Rail Output Operational Amplifier w/Shutdown 16-SOIC 0 to 70 |
| M38C32ECMXXXFP | Quad 2.7-V High-Slew-Rate Rail-to-Rail Output Operational Amplifier w/Shutdown 16-SOIC 0 to 70 |
| M38C32ECMXXXFS | Quad 2.7-V High-Slew-Rate Rail-to-Rail Output Operational Amplifier w/Shutdown 16-PDIP 0 to 70 |
| M38C32M6MXXXFP | Quad 2.7-V High-Slew-Rate Rail-to-Rail Output Operational Amplifier w/Shutdown 16-SOIC -40 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M38C32ECA | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38C32ECAXXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38C32ECAXXXFS | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38C32ECMXXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38C32ECMXXXFS | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。