- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30725 > LA76070 SPECIALTY CONSUMER CIRCUIT, PDIP52 PDF資料下載
參數(shù)資料
| 型號(hào)： | LA76070 |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PDIP52 |
| 封裝： | SDIP-52 |
| 文件頁數(shù)： | 3/27頁 |
| 文件大?。?/td> | 308K |
| 代理商： | LA76070 |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
Parameter
Symbol
Measurement
Input signal
Measurement procedure
Bus conditions
point
[VIF Block]
AFT output voltage with no signal
VAFTn
No signal
Measure the pin 13 DC voltage when
After performing the adjustments
IF.AGC. DEF is "1"
described in section 4
Video output voltage with no signal
VOn
No signal
Measure the pin 45 DC voltage when
After performing the adjustments
IF.AGC. DEF is "1"
described in section 4
Connect an oscilloscope to pin 45 and modify
the SG4 signal to be a frequency above 45.75
MHz so that the PLL circuit becomes unlocked.
(Beating will occur in this state.) Gradually
SG4
lower the SG4 frequency and measure the
After performing the adjustments
APC pull-in range (U), (L)
fPU, fPL
93 dB
frequency at which the PLL circuit locks.
described in section 4
Similarly, modify the frequency to a value
below 45.75 MHz so that the PLL circuit
becomes unlocked. Gradually raise the SG4
frequency and measure the frequency at which
the PLL circuit locks.
Maximum RF AGC voltage
VRFH
SG1
Set the RF AGC DAC to 0 and measure the pin After performing the adjustments
91 dB
6 DC voltage
described in section 4
Minimum RF AGC voltage
VRFL
SG1
Set the RF AGC DAC to 63 and measure the
After performing the adjustments
91 dB
pin 6 DC voltage
described in section 4
RF AGC Delay Pt
Set the RF AGC DAC to 0 and determine the
After performing the adjustments
(@DAC = 0)
RFAGC0
SG1
input level such that the pin 6 DC voltage
described in section 4
becomes 3.8 V ±0.5 V
RF AGC Delay Pt
Set the RF AGC DAC to 63 and determine the
After performing the adjustments
(@DAC = 63)
RFAGC63
SG1
input level such that the pin 4 DC voltage
described in section 4
becomes 3.8 V ±0.5 V
SG4
Set the SG4 signal frequency to 44.75 MHz
After performing the adjustments
Maximum AFT output voltage
VAFTH
93 dB
and input that signal. Measure the pin 13 DC
described in section 4
voltage at that time.
SG4
Set the SG4 signal frequency to 46.75 MHz
After performing the adjustments
Minimum AFT output voltage
VAFTL
93 dBz
and input that signal. Measure the pin 13 DC
described in section 4
voltage at that time.
Modify the SG4 frequency to determine the
AFT detection sensitivity
VAFTS
SG4
frequency deviation (
f) such that the pin
After performing the adjustments
93 dBz
13 DC voltage changes from 2.5 V to 5.0 V.
described in section 4
VAFTS = 2500/
f [mV/kHz]
Video output amplitude
VO
SG7
Observe pin 45 with an oscilloscope and
After performing the adjustments
93 dB
measure the p-p value of the waveform
described in section 4
Synchronization signal tip level
VOtip
SG1
Measure the pin 45 DC voltage
After performing the adjustments
93 dB
described in section 4
After performing the adjustments
Input sensitivity
Vi
SG7
described in section 4
SG7
After performing the adjustments
Video-to-sync ratio (@ 100 dB)
V/S
100 dB
described in section 4
Differential gain
DG
SG5
Measure pin 45 with a vectorscope
After performing the adjustments
93 dB
described in section 4
Differential phase
DP
SG5
Measure pin 45 with a vectorscope
After performing the adjustments
93 dB
described in section 4
Pass the noise voltage that occurs on pin
SG1
45 through a 10 kHz to 4 MHz bandpass filter,
After performing the adjustments
Video signal-to-noise ratio
S/N
93 dB
measure that voltage (Vsn) with an rms
described in section 4
voltmeter. Use that value to calculate 20
× log
(1.43/Vsn).
Input SG1 at 93 dB and measure the pin
12 DC voltage (V12).Mix three signals: SG1 at
SG1
87 dB, SG2 at 82 dB, and SG3 at 63 dB,
920 kHz beat level
I920
SG2
and input that signal to VIF IN. Now, apply the
After performing the adjustments
SG3
V12 voltage to pin 12 using an external power
described in section 4
supply. Measure the difference between the
3.58 MHz component and the 920 kHz
component with a spectrum analyzer.
No. 5844-11/27
LA76070
13
45
6
13
45
Observe pin 45 with an oscilloscope and measure
the peak-to-peak value of the waveform. Next,
gradually lower the input level to determine the input
level such that the output becomes –3 dB below the
video signal amplitude VO.
Observe pin 45 with an oscilloscope and
determine the value of the Vy/Vs ratio by
measuring the peak-to-peak value of the sync
waveform (Vs) and the peak-to-peak value of the
luminance signal (Vy).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LA76070 | SPECIALTY CONSUMER CIRCUIT, PDIP52 |
| LA76075 | SPECIALTY CONSUMER CIRCUIT, PDIP52 |
| LA7615 | SPECIALTY CONSUMER CIRCUIT, PDIP64 |
| LA7621 | HORIZ/VERT DEFLECTION IC, PDIP30 |
| LA7620 | HORIZ/VERT DEFLECTION IC, PDIP30 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LA76075 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:NTSC Color Television Sets |
| LA7612A | 制造商:SANYO Semiconductor Co Ltd 功能描述: |
| LA7615 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Single-Chip NTSC Color TV IC |
| LA7620 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Color TV Video, Chroma, Deflection Circuit |
| LA7621 | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。