參數(shù)資料
型號(hào)： KM732V689A
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： 64Kx32 Synchronous SRAM
中文描述： 64Kx32同步SRAM
文件頁(yè)數(shù)： 2/15頁(yè)
文件大?。?/td> 493K
代理商： KM732V689A
PRELIMINARY
KM732V689A
64Kx32 Synchronous SRAM
- 2 -
Rev 1.0
December 1998
WEc
WEd
OE
ZZ
64Kx32-Bit Synchronous Pipelined Burst SRAM
FEATURES
Synchronous Operation.
2 Stage Pipelined operation with 4 Burst.
On-Chip Address Counter.
Self-Timed Write Cycle.
On-Chip Address and Control Registers.
V
DD
= 3.3V+0.3V/-0.165V Power Supply.
V
DDQ
Supply Voltage 3.3V+0.3V/-0.165V for 3.3V I/O
or 2.5V+0.4V/-0.125V for 2.5V I/O
.
5V Tolerant Inputs Except I/O Pins.
Byte Writable Function.
Global Write Enable Controls a full bus-width write.
Power Down State via ZZ Signal.
LBO Pin allows a choice of either a interleaved burst or a
linear burst.
Three Chip Enables for simple depth expansion with No Data
Contention ; 2 cycle Enable, 1 cycle Disable.
Asynchronous Output Enable Control.
ADSP, ADSC, ADV Burst Control Pins.
TTL-Level Three-State Output.
100-TQFP-1420A
The KM732V689A is a 2,097,152-bit Synchronous Static Ran-
dom Access Memory designed for high performance second
level cache of Pentium and Power PC based System.
It is organized as 64K words of 32bits and integrates address
and control registers, a 2-bit burst address counter and added
some new functions for high performance cache RAM applica-
tions; GW, BW, LBO, ZZ. Write cycles are internally self-timed
and synchronous.
Full bus-width write is done by GW, and each byte write is per-
formed by the combination of WEx and BW when GW is high.
And with CS
1
high, ADSP is blocked to control signals.
Burst cycle can be initiated with either the address status pro-
cessor(ADSP) or address status cache controller(ADSC)
inputs. Subsequent burst addresses are generated internally in
the system
′
s burst sequence and are controlled by the burst
address advance(ADV) input.
LBO pin is DC operated and determines burst sequence(linear
or interleaved).
ZZ pin controls Power Down State and reduces Stand-by cur-
rent regardless of CLK.
The KM732V689A is fabricated using SAMSUNG
′
s high perfor-
mance CMOS technology and is available in a 100pin TQFP
package. Multiple power and ground pins are utilized to mini-
mize ground bounce.
GENERAL DESCRIPTION
LOGIC BLOCK DIAGRAM
CLK
LBO
ADV
ADSC
ADSP
CS
1
CS
2
CS
2
GW
BW
WEa
WEb
DQa0 ~ DQd7
BURST CONTROL
LOGIC
BURST
ADDRESS
COUNTER
64Kx32
MEMORY
ARRAY
ADDRESS
REGISTER
CONTROL
LOGIC
OUTPUT
REGISTER
DATA-IN
REGISTER
BUFFER
C
R
C
R
A
′
0
~
A
′
1
A
0
~
A
1
A
2
~
A
15
A
0
~
A
15
FAST ACCESS TIMES
PARAMETER
Symbol
-67
-72
-10
Unit
Cycle Time
t
CYC
6.7
7.2
10
ns
Clock Access Time
t
CD
3.8
4.0
4.5
ns
Output Enable Access
t
OE
3.8
4.0
4.5
ns
相關(guān)PDF資料
PDF描述
KM732V696 64Kx32 Synchronous SRAM
KM732V696L 64Kx32 Synchronous SRAM
KM732V688 64Kx32 Synchronous SRAM
KM732V688L 64Kx32 Synchronous SRAM
KM736V587 32Kx36-Bit Synchronous Burst SRAM(32Kx36位同步脈沖 靜態(tài) RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM732V689AT10 制造商:SAMSUNG 功能描述:*
KM732V696 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Kx32 Synchronous SRAM
KM732V696L 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Kx32 Synchronous SRAM
KM732V787 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx32 Synchronous SRAM
KM732V789 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx32 Synchronous SRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*