參數(shù)資料
型號： KM718V789
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： 128Kx18 Synchronous SRAM(128Kx18位同步靜態(tài) RAM)
中文描述： 128Kx18同步SRAM（128Kx18位同步靜態(tài)內(nèi)存）
文件頁數(shù)： 8/15頁
文件大?。?/td> 313K
代理商： KM718V789
PRELIMINARY
KM718V789/L
128Kx18 Synchronous SRAM
- 8 -
Rev 1.1
Nov. 1997
AC TIMING CHARACTERISTICS
(V
DD
=3.3V-5%/+10%, T
A
=0 to 70
°
C)
NOTE
: 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and
CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
2. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.
3. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.
Parameter
Symbol
-72
-7
-8
-10
Unit
Min
Max
Min
Max
Min
Max
Min
Max
Cycle Time
t
CYC
7.2
-
7.5
-
8.6
-
10
-
ns
Clock Access Time
t
CD
-
4.5
-
4.5
-
5.0
-
5.0
ns
Output Enable to Data Valid
t
OE
-
4.5
-
4.5
-
5.0
-
5.0
ns
Clock High to Output Low-Z
t
LZC
0
-
0
-
0
-
0
-
ns
Output Hold from Clock High
t
OH
1.5
-
1.5
-
1.5
-
1.5
-
ns
Output Enable Low to Output Low-Z
t
LZOE
0
-
0
-
0
-
0
-
ns
Output Enable High to Output High-Z
t
HZOE
-
4.0
-
4.0
-
4.0
-
4.0
ns
Clock High to Output High-Z
t
HZC
1.5
5.0
1.5
5.0
1.5
5.0
1.5
5.0
ns
Clock High Pulse Width
t
CH
3.0
-
3.0
-
3.5
-
4.0
-
ns
Clock Low Pulse Width
t
CL
3.0
-
3.0
-
3.5
-
4.0
-
ns
Address Setup to Clock High
t
AS
2.0
-
2.0
-
2.0
-
2.0
-
ns
Address Status Setup to Clock High
t
SS
2.0
-
2.0
-
2.0
-
2.0
-
ns
Data Setup to Clock High
t
DS
2.0
-
2.0
-
2.0
-
2.5
-
ns
Write Setup to Clock High (GW, BW, WE
X
)
t
WS
2.0
-
2.0
-
2.0
-
2.0
-
ns
Address Advance Setup to Clock High
t
ADVS
2.0
-
2.0
-
2.0
-
2.0
-
ns
Chip Select Setup to Clock High
t
CSS
2.0
-
2.0
-
2.0
-
2.0
-
ns
Address Hold from Clock High
t
AH
0.5
-
0.5
-
0.5
-
0.5
-
ns
Address Status Hold from Clock High
t
SH
0.5
-
0.5
-
0.5
-
0.5
-
ns
Data Hold from Clock High
t
DH
0.5
-
0.5
-
0.5
-
0.5
-
ns
Write Hold from Clock High (GW, BW, WE
X
)
t
WH
0.5
-
0.5
-
0.5
-
0.5
-
ns
Address Advance Hold from Clock High
t
ADVH
0.5
-
0.5
-
0.5
-
0.5
-
ns
Chip Select Hold from Clock High
t
CSH
0.5
-
0.5
-
0.5
-
0.5
-
ns
ZZ High to Power Down
t
PDS
2
-
2
-
2
-
2
-
cycle
ZZ Low to Power Up
t
PUS
2
-
2
-
2
-
2
-
cycle
相關(guān)PDF資料
PDF描述
KM718V889 256Kx18 Synchronous SRAM(256Kx18位同步靜態(tài) RAM)
KM718V890 256Kx18 Synchronous SRAM(256Kx18位同步靜態(tài) RAM)
KM718V895 256Kx18 Synchronous SRAM(256Kx18位同步靜態(tài) RAM)
KM718V949 512Kx18-Bit No Turnaround SRAM(512Kx18位數(shù)據(jù)流無返回靜態(tài) RAM)
KM718V990 512Kx18 Synchronous SRAM(512Kx18位同步靜態(tài) RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM718V789AT-60 制造商:Samsung Semiconductor 功能描述:
KM718V887 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx18 Synchronous SRAM
KM718V887T-9 制造商:Samsung SDI 功能描述:MEMORY-SRAM
KM718V987 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx36 & 512Kx18 Synchronous SRAM
KM7-19-20PN 制造商:Amphenol Corporation 功能描述:KM AUSTRALIAN PRODUCT - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*