參數(shù)資料
型號: KM718B90
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 64Kx18-Bit Synchronous SRAM(64Kx18位同步靜態(tài) RAM)
中文描述: 64Kx18位同步SRAM(64Kx18位同步靜態(tài)內(nèi)存)
文件頁數(shù): 6/12頁
文件大?。?/td> 264K
代理商: KM718B90
PRELIMINARY
KM718B90
64Kx18 Synchronous SRAM
- 6 -
Rev 1.1
April 1997
AC TIMING CHARACTERISTICS
(T
A
=0 to 70
°
C, V
CC
=5V
±
5%)
NOTE : 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP i s sampled low and
CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip select ed. Both
chip selects must be active whenever ADSC or ADSP is sampled low in order for this device to remain enabled.
Parameter
Symbol
KM718B90-8
Min
KM718B90-9
Min
KM718B90-10
Min
KM718B90-11
Min
Unit
Max
Max
Max
Max
Cycle Time
Clock Access Time
Output Enable to Data Valid
Clock High to Output Low-Z
Output Hold from Clock High
Output Enable Low to Output Low-Z
Output Enable High to Output High-Z
Clock High to Output High-Z
Clock High Pulse Width
Clock Low Pulse Width
Address Setup to Clock High
Address Status Setup to Clock High
Data Setup to Clock High
Write Setup to Clock High
Address/Advance Setup to Clock
Chip Select Setup to Clock High
Address Hold from Clock High
Address Status Hold from Clock High
Data Hold from Clock High
Write Hold from Clock High
Address Advance Hold from Clock
Chip Select Hold from Clock High
t
CYC
t
CD
t
OE
t
LZC
t
OH
t
LZOE
t
HZOE
t
HZC
t
CH
t
CL
t
AS
t
SS
t
DS
t
WS
t
ADVS
t
CSS
t
AH
t
SH
t
DH
t
WH
t
ADVH
t
CSH
15
-
-
6
3
0
2
-
5
5
2.5
2.5
2.5
2.5
2.5
2.5
0.5
0.5
0.5
0.5
0.5
0.5
-
8
5
-
-
-
5
6
-
-
-
-
-
-
-
-
-
-
-
-
-
-
15
-
-
6
3
0
2
-
5
5
2.5
2.5
2.5
2.5
2.5
2.5
0.5
0.5
0.5
0.5
0.5
0.5
-
9
5
-
-
-
5
6
-
-
-
-
-
-
-
-
-
-
-
-
-
-
17
-
-
6
3
0
2
-
5
5
2.5
2.5
2.5
2.5
2.5
2.5
0.5
0.5
0.5
0.5
0.5
0.5
-
20
-
-
6
3
0
2
-
6
6
2.5
2.5
2.5
2.5
2.5
2.5
0.5
0.5
0.5
0.5
0.5
0.5
-
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
10
5
-
-
-
5
6
-
-
-
-
-
-
-
-
-
-
-
-
-
-
11
6
-
-
-
5
6
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Output Load(A)
Output Load(B)
(for t
LZC
, t
LZOE
, t
HZOE
& t
HZC
)
Dout
Z0=50
RL=50
VL=1.5V
Dout
255
5pF*
+5V
480
* Including Scope and Jig Capacitance
Fig. 1
相關(guān)PDF資料
PDF描述
KM718BV87 64Kx18-Bit Synchronous SRAM(64Kx18位同步靜態(tài) RAM)
KM718V687 64Kx18 Synchronous SRAM(64Kx18位同步靜態(tài) RAM)
KM718V787 128Kx18 Synchronous SRAM(128Kx18位同步靜態(tài) RAM)
KM718V789A 128Kx18 Synchronous SRAM(128Kx18位同步靜態(tài) RAM)
KM718V789 128Kx18 Synchronous SRAM(128Kx18位同步靜態(tài) RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM718FV4021 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36 & 256Kx18 Synchronous Pipelined SRAM
KM718FV4021H-5 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36 & 256Kx18 Synchronous Pipelined SRAM
KM718FV4021H-6 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36 & 256Kx18 Synchronous Pipelined SRAM
KM718FV4021H-7 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36 & 256Kx18 Synchronous Pipelined SRAM
KM718N 制造商:FRONTIER 制造商全稱:Frontier Electronics. 功能描述:10mm Adjustable Unshielded IFT Coils