參數(shù)資料
型號(hào)： KFM1G16Q2M
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： MuxOneNAND FLASH MEMORY
中文描述： MuxOneNAND閃存
文件頁數(shù)： 72/124頁
文件大?。?/td> 1550K
代理商： KFM1G16Q2M
MuxOneNAND1G(KFM1G16Q2M-DEB5)
MuxOneNAND2G(KFN2G16Q2M-DEB5)
FLASH MEMORY
72
The device has two read modes; Asynchronous Read and Synchronous Burst Read.
The initial state machine automatically sets the device into the Asynchronous Read Mode (RM=0) to prevent the spurious altering of
memory content upon device power up or after a Hardware reset. No commands are required to retrieve data in Asynchronous Read
Mode.
The Synchronous Read Mode is enabled by setting RM bit of System Configuration1 Register (F221h) to
Synchronous Read Mode (RM=1). See Section 2.8.19 for more information about System Configuration1 Register.
In an Asynchronous Read Mode, data is output with respect to a logic input, /AVD.
Output data will appear on DQ15-DQ0 when a valid address is asserted on A15-A0 while driving /AVD and /CE to VIL. / WE is held at
VIH. The function of the /AVD signal is to latch the valid address.
Address access time from /AVD low (tAA) is equal to the delay from valid addresses to valid output data.
The Chip Enable access time (tCE) is equal to the delay from the falling edge of /CE to valid data at the outputs.
The Output Enable access time (tOE) is the delay from the falling edge of OE to valid data at the output.
3.7.2 Synchronous Read Mode Operation (RM=1)
See Timing Diagrams 6.1 and 6.2
In a Synchronous Read Mode, data is output with respect to a clock input.
The device is capable of a continuous linear burst operation and a fixed-length linear burst operation of a preset length. Burst
address sequences for continuous and fixed-length burst operations are shown in the table below.
Burst Address Sequences
In the burst mode, the initial word will be output asynchronously, regardless of BRL. While the following words will be determined by
BRL value.
The latency is determined by the host based on the BRL bit setting in the System Configuration 1 Register. The default BRL is 4
latency cycles. At clock frequencies of 40MHz or lower, latency cycles can be reduced to 3. BRL can be set up to 7 latency cycles.
The BRL registers can be read during a burst read mode by using the /AVD signal with an address.
Start
Addr.
Burst Address Sequence(Decimal)
Continuous Burst
4-word Burst
8-word Burst
16-word Burst
32-word Burst
Wrap
around
0
0-1-2-3-4-5-6...
0-1-2-3-0...
0-1-2-3-4-5-6-7-0...
0-1-2-3-4-....-13-14-15-0...
0-1-2-3-4-....-29-30-31-0...
1
1-2-3-4-5-6-7...
1-2-3-0-1...
1-2-3-4-5-6-7-0-1...
1-2-3-4-5-....-14-15-0-1...
1-2-3-4-5-....-30-31-0-1...
2
2-3-4-5-6-7-8...
2-3-0-1-2...
2-3-4-5-6-7-0-1-2...
2-3-4-5-6-....-15-0-1-2...
2-3-4-5-6-....-31-0-1-2...
.
.
.
.
.
.
.
.
.
.
.
.
3.7.1 Asynchronous Read Mode Operation (RM=0)
See Timing Diagrams 6.3 and 6.4
3.7 Read Operation
See Timing Diagrams 6.1, 6.2, 6.3 and 6.4
相關(guān)PDF資料
PDF描述
KFM1G16Q2M-DEB5 MuxOneNAND FLASH MEMORY
KFN1G16Q2M-DEB5 MuxOneNAND FLASH MEMORY
KFM2G16Q2M-DEB5 MuxOneNAND FLASH MEMORY
KFM1G16Q2M-DEB6 MuxOneNAND FLASH MEMORY
KFN1G16Q2M-DEB6 MuxOneNAND FLASH MEMORY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KFM1G16Q2M-DEB5 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:MuxOneNAND FLASH MEMORY
KFM1G16Q2M-DEB6 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:MuxOneNAND FLASH MEMORY
KFM1G16Q2M-DEB6000 制造商:Samsung Semiconductor 功能描述:1GB MUXED SLC X16 FBGA - Trays
KFM1G16Q2M-DED5 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:MuxOneNAND FLASH MEMORY
KFM1G16Q2M-DED6 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:MuxOneNAND FLASH MEMORY
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*