參數(shù)資料
型號(hào)： K4J52324QC-BJ14
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： 512Mbit GDDR3 SDRAM
中文描述： 512MB的GDDR3 SDRAM的
文件頁(yè)數(shù)： 20/57頁(yè)
文件大?。?/td> 1246K
代理商： K4J52324QC-BJ14
- 20 -
Rev 1.0 (Mar 2005)
512M GDDR3 SDRAM
K4J52324QC-B
BOUNDARY SCAN FUNCTION
Figure 1. Internal Block Diagram (Reference Only)
Pins under test
CK
D
DQ
DM0
Tie to Iogic 0
CK
D
DQ
DQS
CK
D
DQ
DQ4
CK
D
DQ
RDQS0
RES (SSH,Scan Shift)
CS# (SCK, Scan Clock)
MF (SOE#, Output Enable)
RFU at V-4 (SEN, Scan Enable)
WDQS0 (SOUT,Scan Out)
Puts device into scan mode and re-maps pins to scan functionality
Dedicated Scan Flops
(1per signal under test)
The following lists the rest of the signals on the scan chain:
DQ[3:0], DQ[31:6], RDQS[3:1], WDQS[3:1], DM[3:1], RFU,
CAS#, WE#, CKE, BA[2:0], A[11:0], CK, CK# and ZQ
Two RFU’s(I-2 and J-3 on 136-ball package) will be on the
scan chain and will read as a logic "0"
The following lists signals not on the scan chain:
NC, VDD, VSS, VDDQ, VSSQ, VREF
In case ZQ pin is connected to the external resistor, it will
be read as logic "0". However, if the ZQ pin is open, it will
be read as floating. Accordingly, ZQ pin should be driven
by any signal.
GENERAL INFORMATION
The 512Mb GDDR3 incorporates a modified boundary scan test mode as an optional feature. This mode doesn’t operate in accor-
dance with IEEE Standard 1149.1 - 1990. To save the current GDDR3 ball-out, this mode will scan parallel data input and output and
the scanned data through WDQS0 pin controlled by an add-on pin, SEN which is located at V-4 of 136 ball package.
For the normal device operation other than boundary scan, there required device re-initialization by device power-off and then power-on.
DISABLING THE SCAN FEATURE
It is possible to operate the 512Mb GDDR3 without using the boundary scan feature. SEN(at V-4 of 136 ball package) should be tied
LOW(VSS) to prevent the device from entering the boundary scan mode. The other pins which are used for scan mode, RES, MF,
WDQS0 and CS# will be operating at normal GDDR3 functionalities when SEN is deasserted.
相關(guān)PDF資料
PDF描述
K4M281633F 2M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA
K4M281633F-C 2M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA
K4M281633F-F1L 2M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA
K4M281633F-G 2M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA
K4M281633F-L 2M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K4J52324QE-BC12000 制造商:Samsung Semiconductor 功能描述:
K4J52324QE-BC14000 制造商:Samsung Semiconductor 功能描述:
K4J52324QE-BC16000 制造商:Samsung Semiconductor 功能描述:GDDR3 SDRAM X32 BOC - Trays
K4J52324QH-AC14000 制造商:Samsung Semiconductor 功能描述:GDDR3 SDRAM X32 BOC LEAD PART 10W - Trays
K4J55323QF-GC 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit GDDR3 SDRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*