- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374272 > K4H561638F-UC (SAMSUNG SEMICONDUCTOR CO. LTD.) 256Mb F-die DDR SDRAM Specification PDF資料下載
參數(shù)資料
| 型號(hào)： | K4H561638F-UC |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 256Mb F-die DDR SDRAM Specification |
| 中文描述： | 256Mb的的F - DDR SDRAM內(nèi)存芯片規(guī)格 |
| 文件頁(yè)數(shù)： | 3/18頁(yè) |
| 文件大?。?/td> | 168K |
| 代理商： | K4H561638F-UC |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
DDR SDRAM
DDR SDRAM 256Mb D-die (x8, x16)
Rev. 1.1 Feb. 2003
200MHz Clock, 400Mbps data rate.
VDD= +2.6V + 0.10V, VDDQ= +2.6V + 0.10V
Double-data-rate architecture; two data transfers per clock cycle
Bidirectional data strobe(DQS)
Four banks operation
Differential clock inputs(CK and CK)
DLL aligns DQ and DQS transition with CK transition
MRS cycle with address key programs
-. Read latency 3 (clock) for DDR400 , 2.5 (clock) for DDR333
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
Data I/O transactions on both edges of data strobe
Edge aligned data output, center aligned data input
LDM,UDM for write masking only (x16)
DM for write masking only (x8)
Auto & Self refresh
7.8us refresh interval(8K/64ms refresh)
Maximum burst refresh cycle : 8
66pin TSOP II package
Ordering Information
Part No.
Org.
Max Freq.
Interface
Package
K4H560838D-TCCC
32M x 8
CC(DDR400@CL=3)
SSTL2
66pin TSOP II
K4H560838D-TCC4
C4(DDR400@CL=3)
K4H561638D-TCCC
16M x 16
CC(DDR400@CL=3)
SSTL2
66pin TSOP II
K4H561638D-TCC4
C4(DDR400@CL=3)
Key Features
*CL : CAS Latency
Operating Frequencies
- CC(DDR400@CL=3)
200MHz
3 - 3 - 3
- C4(DDR400@CL=3)
200MHz
3 - 4 - 4
Speed @CL3
CL-tRCD-tRP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4H561638B-TCA2 | 10-Bit, 38 kSPS ADC Serial Out, On-Chip System Clock, 11 Ch. 20-PDIP |
| K4H561638B-TCB0 | 128Mb DDR SDRAM |
| K4H561638B-TLA0 | 10-Bit, 38 kSPS ADC Serial Out, On-Chip System Clock, 11 Ch. 20-SSOP |
| K4H561638B-TLA2 | 128Mb DDR SDRAM |
| K4H561638B-TLB0 | 128Mb DDR SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4H561638F-UC/LA2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb F-die DDR SDRAM Specification |
| K4H561638F-UC/LAA | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb F-die DDR SDRAM Specification |
| K4H561638F-UC/LB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb F-die DDR SDRAM Specification |
| K4H561638F-UC/LB3 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb F-die DDR SDRAM Specification |
| K4H561638F-UCB3 | 制造商:Samsung Electro-Mechanics 功能描述:SDRAM, DDR, 16M x 16, 66 Pin, Plastic, TSSOP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。