- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374272 > K4H561638D-TCCC (SAMSUNG SEMICONDUCTOR CO. LTD.) 256Mb D-die DDR400 SDRAM Specification PDF資料下載
參數(shù)資料
| 型號(hào)： | K4H561638D-TCCC |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 256Mb D-die DDR400 SDRAM Specification |
| 中文描述： | 256Mb的?芯片支持DDR400內(nèi)存規(guī)格 |
| 文件頁(yè)數(shù)： | 18/18頁(yè) |
| 文件大?。?/td> | 168K |
| 代理商： | K4H561638D-TCCC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)
DDR SDRAM
DDR SDRAM 256Mb D-die (x8, x16)
Rev. 1.1 Feb. 2003
j. Table 3 is used to increase tDS and tDH in the case where the I/O slew rate is below 0.5 V/ns. The I/O slew rate is based on the lesser
on the lesser of the AC ~ AC slew rate and the DC- DC slew rate. The inut slew rate is based on the lesser of the slew rates deter
mined by either VIH(ac) to VIL(ac) or VIH(DC) to VIL(DC), and similarly for rising transitions.
k. DQS, DM, and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal transi
tions through the DC region must be monotonic.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4H561638A-TCA0 | DIODE ZENER SINGLE 200mW 6.8Vz 0.05mA-Izt 0.05 0.1uA-Ir 5.1 SOD-323 3K/REEL |
| K4H561638M-TCA0 | 128Mb DDR SDRAM |
| K4H561638F-UC | 256Mb F-die DDR SDRAM Specification |
| K4H561638B-TCA2 | 10-Bit, 38 kSPS ADC Serial Out, On-Chip System Clock, 11 Ch. 20-PDIP |
| K4H561638B-TCB0 | 128Mb DDR SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4H561638D-TLA0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H561638D-TLA2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H561638D-TLB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H561638E-TCA0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H561638E-TCA2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。