- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374275 > K4H560838E-TCAA (SAMSUNG SEMICONDUCTOR CO. LTD.) 256Mb E-die DDR SDRAM Specification 66 TSOP-II PDF資料下載
參數(shù)資料
| 型號(hào)： | K4H560838E-TCAA |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 256Mb E-die DDR SDRAM Specification 66 TSOP-II |
| 中文描述： | 256Mb的電子芯片DDR SDRAM內(nèi)存規(guī)格66 TSOP-II |
| 文件頁(yè)數(shù)： | 19/24頁(yè) |
| 文件大?。?/td> | 214K |
| 代理商： | K4H560838E-TCAA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
DDR SDRAM
DDR SDRAM 256Mb E-die (x4, x8)
Rev. 1.3 April. 2005
Component Notes
17. For CK & CK slew rate
≥
1.0 V/ns
18. These parameters guarantee device timing, but they are not necessarily tested on each device. They may be guaranteed by
device design or tester correlation.
19. Slew Rate is measured between VOH(ac) and VOL(ac).
20. Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this
value can be greater than the minimum specification limits for tCL and tCH).....For example, tCL and tCH are = 50% of the
period, less the half period jitter (tJIT(HP)) of the clock source, and less the half period jitter due to crosstalk (tJIT(crosstalk)) into
the clock traces.
21. tQH = tHP - tQHS, where:
tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL). tQHS accounts for 1) The
pulse duration distortion of on-chip clock circuits; and 2) The worst case push-out of DQS on one tansition followed by the worst
case pull-in of DQ on the next transition, both of which are, separately, due to data pin skew and output pattern effects, and p-
channel to n-channel variation of the output drivers.
22. tDQSQ
Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers for any given cycle.
23. tDAL = (tWR/tCK) + (tRP/tCK)
For each of the terms above, if not already an integer, round to the next highest integer. Example: For DDR266B at CL=2.5 and
tCK=7.5ns tDAL = (15 ns / 7.5 ns) + (20 ns/ 7.5ns) = (2) + (3)
tDAL = 5 clocks
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4H560838E-TCB3 | 10-Bit, 38 kSPS ADC Serial Out, On-Chip System Clock, 11 Ch. 20-PDIP |
| K4H560838E-TLAA | 256Mb E-die DDR SDRAM Specification 66 TSOP-II |
| K4H560838E-TLB3 | 10-Bit, 38 kSPS ADC Serial Out, On-Chip System Clock, 11 Ch. 20-PDIP |
| K4H561638F | 256Mb F-die DDR SDRAM Specification |
| K4J52324QC | 512Mbit GDDR3 SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4H560838E-TCB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb E-die DDR SDRAM Specification 66 TSOP-II |
| K4H560838E-TCB3 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb E-die DDR SDRAM Specification 66 TSOP-II |
| K4H560838E-TLA0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H560838E-TLA2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb E-die DDR SDRAM Specification 66 TSOP-II |
| K4H560838E-TLAA | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb E-die DDR SDRAM Specification 66 TSOP-II |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。