- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374275 > K4H560438E-GCCC (SAMSUNG SEMICONDUCTOR CO. LTD.) DIODE ZENER SINGLE 300mW 29.8Vz 5mA-Izt 0.02503 0.05uA-Ir 23 SOT-23 3K/REEL PDF資料下載
參數(shù)資料
| 型號(hào)： | K4H560438E-GCCC |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | DIODE ZENER SINGLE 300mW 29.8Vz 5mA-Izt 0.02503 0.05uA-Ir 23 SOT-23 3K/REEL |
| 中文描述： | 256Mb的電子芯片的DDR 400內(nèi)存規(guī)格60Ball FBGA封裝（x4/x8） |
| 文件頁數(shù)： | 19/26頁 |
| 文件大?。?/td> | 291K |
| 代理商： | K4H560438E-GCCC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
- 19 -
K4H560838D
DDR SDRAM
Rev. 2.2 Mar. ’03
8. I/O Setup/Hold Plateau Derating
I/O Input Level
This derating table is used to increase tDS/tDH in the case where the input level is flat below VREF
±
310mV for a duration of
up to 2ns.
9. I/O Delta Rise/Fall Rate(1/slew-rate) Derating
tDS
tDH
(ns/V)
(ps)
(ps)
This derating table is used to increase t
DS
/t
DH
in the case where the DQ and DQS slew rates differ. The Delta Rise/Fall Rate
is calated as 1/SlewRate1-1/SlewRate2. For example, if slew rate 1 = 5V/ns and slew rate 2 =.4V/ns then the Delta Rise/Fall
Rate =-0/5ns/V. Input S/H slew rate based on larger of AC-AC delta rise/fall rate and DC-DC delta rise/fall rate.
10. This parameter is fir system simulation purpose. It is guranteed by design.
11. For each of the terms, if not already an integer, round to the next highest integer. tCK is actual to the system clock cycle time.
tDS
tDH
(mV)
±
280
(ps)
+50
(ps)
+50
Delta Rise/Fall Rate
0
0
0
±
0.25
±
0.5
+50
+50
+100
+100
The following table specifies derating values for the specifications listed if the single-ended clock skew rate is less than 1.0V/ns.
tIH/tIS
(ps)
(ps)
1.0V/ns
0
0
CK slew rate
(Single ended)
tDSS/tDSH
tAC/tDQSCK
(ps)
0
tLZ(min)
(ps)
0
tHZ(max)
(ps)
0
0.75V/ns
0.5V/ns
+50
+100
+50
+100
+50
+100
-50
-100
+50
+100
<Reference>
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4H560438E-GLA2 | DIODE ZENER SINGLE 300mW 33Vz 5mA-Izt 0.02503 0.05uA-Ir 27 SOT-23 3K/REEL |
| K4H560438E-NCA2 | 256Mb E-die DDR SDRAM Specification 54pin sTSOP(II) |
| K4H560838E | 10-Bit, 32 kSPS ADC Serial Out, uProcessor Periph./Standalone, 11 Ch. 20-PDIP |
| K4H560838E-TCAA | 256Mb E-die DDR SDRAM Specification 66 TSOP-II |
| K4H560838E-TCB3 | 10-Bit, 38 kSPS ADC Serial Out, On-Chip System Clock, 11 Ch. 20-PDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4H560438E-GLA2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb E-die DDR SDRAM Specification 60Ball FBGA (x4/x8) |
| K4H560438E-GLB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb E-die DDR SDRAM Specification 60Ball FBGA (x4/x8) |
| K4H560438E-GLB3 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb E-die DDR SDRAM Specification 60Ball FBGA (x4/x8) |
| K4H560438E-NC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb E-die DDR SDRAM Specification 54pin sTSOP(II) |
| K4H560438E-NC/LA2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb E-die DDR SDRAM Specification 54pin sTSOP(II) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。