- 您現在的位置：買賣IC網 > PDF目錄374272 > K4H510838C-ULB0 (SAMSUNG SEMICONDUCTOR CO. LTD.) 8-Bit, 392 kSPS ADC Parallel Out, Microprocessor Peripheral, On-Chip Track-and-Hold, Single Channels 20-PDIP PDF資料下載
參數資料
| 型號： | K4H510838C-ULB0 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 元件分類： | ADC |
| 英文描述： | 8-Bit, 392 kSPS ADC Parallel Out, Microprocessor Peripheral, On-Chip Track-and-Hold, Single Channels 20-PDIP |
| 中文描述： | 葷的512Mb芯片DDR SDRAM內存規(guī)格 |
| 文件頁數： | 4/24頁 |
| 文件大?。?/td> | 366K |
| 代理商： | K4H510838C-ULB0 |
Rev. 0.3 June. 2005
DDR SDRAM
DDR SDRAM 512Mb D-die (x8, x16)
Preliminary
VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333
VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400
Double-data-rate architecture; two data transfers per clock cycle
Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16)
Four banks operation
Differential clock inputs(CK and CK)
DLL aligns DQ and DQS transition with CK transition
MRS cycle with address key programs
-. Read latency : DDR266(2, 2.5 Clock), DDR333(2.5 Clock), DDR400(3 Clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
Data I/O transactions on both edges of data strobe
Edge aligned data output, center aligned data input
LDM,UDM for write masking only (x16)
DM for write masking only (x4, x8)
Auto & Self refresh
7.8us refresh interval(8K/64ms refresh)
Maximum burst refresh cycle : 8
66pin TSOP II
Pb-Free
package
RoHS compliant
CC(DDR400@CL=3)
B3(DDR333@CL=2.5)
A2(DDR266@CL=2.0)
B0(DDR266@CL=2.5)
Speed @CL2
-
133MHz
133MHz
100MHz
Speed @CL2.5
166MHz
166MHz
133MHz
133MHz
Speed @CL3
200MHz
-
-
-
CL-tRCD-tRP
3-3-3
2.5-3-3
2-3-3
2.5-3-3
Part No.
Org.
Max Freq.
Interface
Package
K4H510838D-UC/LCC
64M x 8
CC(DDR400@CL=3)
SSTL2
66pin TSOP II
K4H510838D-UC/LB3
B3(DDR333@CL=2.5)
K4H510838D-UC/LA2
A2(DDR266@CL=2)
K4H510838D-UC/LB0
B0(DDR266@CL=2.5)
K4H511638D-UC/LCC
32M x 16
CC(DDR400@CL=3)
SSTL2
66pin TSOP II
K4H511638D-UC/LB3
B3(DDR333@CL=2.5)
K4H511638D-UC/LA2
A2(DDR266@CL=2)
K4H511638D-UC/LB0
B0(DDR266@CL=2.5)
1.0 Key Features
2.0 Ordering Information
3.0 Operating Frequencies
相關PDF資料 |
PDF描述 |
|---|---|
| K4H510838C-ULB3 | Dual Wide Bandwidth High Output Drive Single Supply Op Amp 8-SOIC -40 to 125 |
| K4H510838C-ULCC | Dual Wide Bandwidth High Output Drive Single Supply Op Amp 8-SOIC -40 to 125 |
| K4H510838D-TCA0 | Dual Wide Bandwidth High Output Drive Single Supply Op Amp 8-SOIC -40 to 125 |
| K4H510838D-TCA2 | Dual Wide Bandwidth High Output Drive Single Supply Op Amp 8-SOIC -40 to 125 |
| K4H510838D-TCB0 | Dual Wide Bandwidth High Output Drive Single Supply Op Amp 8-PDIP -40 to 125 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| K4H510838C-ULB3 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mb C-die DDR SDRAM Specification |
| K4H510838C-ULCC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mb C-die DDR SDRAM Specification |
| K4H510838C-ZCB3 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mb C-die DDR SDRAM Specification |
| K4H510838C-ZCCC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mb C-die DDR SDRAM Specification |
| K4H510838C-ZLB3 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mb C-die DDR SDRAM Specification |
發(fā)布緊急采購，3分鐘左右您將得到回復。