- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374272 > K4H510838C-ULB0 (SAMSUNG SEMICONDUCTOR CO. LTD.) 8-Bit, 392 kSPS ADC Parallel Out, Microprocessor Peripheral, On-Chip Track-and-Hold, Single Channels 20-PDIP PDF資料下載
參數(shù)資料
| 型號： | K4H510838C-ULB0 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 元件分類： | ADC |
| 英文描述： | 8-Bit, 392 kSPS ADC Parallel Out, Microprocessor Peripheral, On-Chip Track-and-Hold, Single Channels 20-PDIP |
| 中文描述： | 葷的512Mb芯片DDR SDRAM內(nèi)存規(guī)格 |
| 文件頁數(shù)： | 21/24頁 |
| 文件大?。?/td> | 366K |
| 代理商： | K4H510838C-ULB0 |
Rev. 0.3 June. 2005
DDR SDRAM
DDR SDRAM 512Mb D-die (x8, x16)
Preliminary
Figure 3. I/V characteristics for input/output buffers:Pull up(above) and pull down(below)
Maximum
Typical High
Minumum
Typical Low
Vout(V)
I
-220
-200
-180
-160
-140
-120
-100
-80
-60
-40
-20
0
0.0
1.0
2.0
Minimum
Typical Low
Typical High
Maximum
0
20
40
60
80
100
120
140
160
0.0
0.5
1.0
1.5
2.0
2.5
I
Vout(V)
Pullup Characteristics for Full Strength Output Driver
Pulldown Characteristics for Full Strength Output Driver
DDR SDRAM Output Driver V-I Characteristics
DDR SDRAM Output driver characteristics are defined for full and half strength operation as selected by the EMRS bit A1.
Figures 3 and 4 show the driver characteristics graphically, and tables 8 and 9 show the same data in tabular format suitable for input
into simulation tools. The driver characteristcs evaluation conditions are:
Typical
25×C
Vdd/Vddq = 2.5V, typical process
Minimum
70×C
Vdd/Vddq = 2.3V, slow-slow process
Maximum
0×C
Vdd/Vddq = 2.7V, fast-fast process
Output Driver Characteristic Curves Notes:
1. The full variation in driver current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines
the of the V-I curve of Figure 3 and 4.
2. It is recommended that the "typical" IBIS V-I curve lie within the inner bounding lines of the V-I curves of Figure 3 and 4.
3. The full variation in the ratio of the "typical" IBIS pullup to "typical" IBIS pulldown current should be unity
+/-
10%, for device drain to
source voltages from 0.1 to1.0. This specification is a design objective only. It is not guaranteed.
23.0 IBIS : I/V Characteristics for Input and Output Buffers
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4H510838C-ULB3 | Dual Wide Bandwidth High Output Drive Single Supply Op Amp 8-SOIC -40 to 125 |
| K4H510838C-ULCC | Dual Wide Bandwidth High Output Drive Single Supply Op Amp 8-SOIC -40 to 125 |
| K4H510838D-TCA0 | Dual Wide Bandwidth High Output Drive Single Supply Op Amp 8-SOIC -40 to 125 |
| K4H510838D-TCA2 | Dual Wide Bandwidth High Output Drive Single Supply Op Amp 8-SOIC -40 to 125 |
| K4H510838D-TCB0 | Dual Wide Bandwidth High Output Drive Single Supply Op Amp 8-PDIP -40 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4H510838C-ULB3 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mb C-die DDR SDRAM Specification |
| K4H510838C-ULCC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mb C-die DDR SDRAM Specification |
| K4H510838C-ZCB3 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mb C-die DDR SDRAM Specification |
| K4H510838C-ZCCC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mb C-die DDR SDRAM Specification |
| K4H510838C-ZLB3 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mb C-die DDR SDRAM Specification |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。