- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374255 > K4D263238M-QC55 (SAMSUNG SEMICONDUCTOR CO. LTD.) 1M x 32Bit x 4 Banks Double Data Rate Synchronous RAM with Bi-directional Data Strobe and DLL PDF資料下載
參數(shù)資料
| 型號： | K4D263238M-QC55 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 1M x 32Bit x 4 Banks Double Data Rate Synchronous RAM with Bi-directional Data Strobe and DLL |
| 中文描述： | 100萬x 32Bit的× 4銀行雙數(shù)據(jù)速率同步RAM的雙向數(shù)據(jù)選通和DLL |
| 文件頁數(shù)： | 12/19頁 |
| 文件大小： | 281K |
| 代理商： | K4D263238M-QC55 |
128M DDR SDRAM
K4D263238M
- 12 -
Rev. 1.3 (Aug. 2001)
DC CHARACTERISTICS
Recommended operating conditions Unless Otherwise Noted, T
A
=0 to 65
°
C)
Note:
1. Measured with outputs open.
2. Refresh period is 32ms.
Parameter
Sym-
bol
Test Condition
Version
Unit Note
-45*
-50
-55
-60
Operating Current
(One Bank Active)
I
CC1
Burst Lenth=2
t
RC
≥
t
RC
(min)
I
OL
=0mA,
t
CC
=
t
CC
(min)
310
260
260
260
mA
1
Precharge Standby Current
in Power-down mode
I
CC2
P
CKE
≤
V
IL
(max),
t
CC
=
t
CC
(min)
90
80
mA
Precharge Standby Current
in Non Power-down mode
I
CC2
N
CKE
≥
V
IH
(min), CS
≥
V
IH
(min),
t
CC
=
t
CC
(min).
155
135
130
125
mA
Active Standby Current
power-down mode
I
CC3
P
CKE
≤
V
IL
(max),
t
CC
=
t
CC
(min)
105
95
mA
Active Standby Current in
in Non Power-down mode
I
CC3
N
CKE
≥
VIH(min), CS
≥
VIH(min),
t
CC
=
t
CC
(min) .
190
160
150
140
mA
Operating Current
( Burst Mode)
I
CC4
I
OL
=0mA ,
t
CC
=
t
CC
(min), Page
Burst, All Banks activated.
660
550
500
460
mA
Refresh Current
I
CC5
t
RC
≥
t
RFC
(min)
380
330
320
320
mA
2
Self Refresh Current
I
CC6
CKE
≤
0.2V
5
4
mA
AC INPUT OPERATING CONDITIONS
Recommended operating conditions(Voltage referenced to V
SS
=0V,
V
DD
/ V
DDQ
=2.5V+
5%
,
T
A
=0 to 65
°
C)
Parameter
Symbol
Min
Typ
Max
Unit
Note
Input High (Logic 1) Voltage; DQ
V
IH
V
REF
+0.35
-
-
V
Input Low (Logic 0) Voltage; DQ
V
IL
-
-
V
REF
-0.35
V
Clock Input Differential Voltage; CK and CK
V
ID
0.7
-
V
DDQ
+0.6
V
1
Clock Input Crossing Point Voltage; CK and CK
V
IX
0.5*V
DDQ
-0.2
-
0.5*V
DDQ
+0.2
V
2
1. V
ID
is the magnitude of the difference between the input level on CK and the input level on CK
2. The value of V
IX
is expected to equal 0.5*V
DDQ
of the transmitting device and must track variations in the DC level of the same
Note :
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4D26323QG | 128Mbit GDDR SDRAM |
| K4D26323QG-GC25 | 128Mbit GDDR SDRAM |
| K4D26323QG-GC2A | 128Mbit GDDR SDRAM |
| K4D26323QG-GC33 | 128Mbit GDDR SDRAM |
| K4D26323RA-GC | 1M x 32Bit x 4 Banks Double Data Rate Synchronous RAM with Bi-directional Data Strobe and DLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4D263238M-QC60 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 32Bit x 4 Banks Double Data Rate Synchronous RAM with Bi-directional Data Strobe and DLL |
| K4D26323QG | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit GDDR SDRAM |
| K4D26323QG-GC25 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit GDDR SDRAM |
| K4D26323QG-GC2A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit GDDR SDRAM |
| K4D26323QG-GC33 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit GDDR SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。