- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374255 > K4D263238G-GC33 (SAMSUNG SEMICONDUCTOR CO. LTD.) 128Mbit GDDR SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | K4D263238G-GC33 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 128Mbit GDDR SDRAM |
| 中文描述： | 128Mbit GDDR SDRAM內(nèi)存 |
| 文件頁(yè)數(shù)： | 15/20頁(yè) |
| 文件大?。?/td> | 430K |
| 代理商： | K4D263238G-GC33 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
128M GDDR SDRAM
K4D263238G-GC
- 15 -
Rev 1.8 (March. 2005)
R
T
=50
Output
C
LOAD
=30pF
(Fig. 1) Output Load Circuit
Z0=50
V
REF
=0.5*V
DDQ
V
tt
=0.5*V
DDQ
DECOUPLING CAPACITANCE GUIDE LINE
Recommended decoupling capacitance added to power line at board.
Parameter
Symbol
Value
Unit
Decoupling Capacitance between V
DD
and V
SS
C
DC1
0.1 + 0.01
uF
Decoupling Capacitance between V
DDQ
and V
SSQ
C
DC2
0.1 + 0.01
uF
1. V
DD
and V
DDQ
pins are separated each other.
All V
DD
pins are connected in chip. All V
DDQ
pins are connected in chip.
2. V
SS
and V
SSQ
pins are separated each other
All V
SS
pins are connected in chip. All V
SSQ
pins are connected in chip.
Note :
AC OPERATING TEST CONDITIONS
(T
A
= 0 to 65
°
C)
Note 1 : In case of differential clocks(CK and CK), input reference voltage for clock is a CK and CK ’s crossing point
Accordingly, clock duty should be measured at a CK and CK ’s crossing point.
Parameter
Value
Unit
Note
Input reference voltage for CK(for single ended)
0.50*V
DDQ
V
1
CK and CK signal maximum peak swing
1.5
V
CK signal minimum slew rate
1.0
V/ns
Input Levels(V
IH
/V
IL
)
V
REF
+0.4/V
REF
-0.4
V
Input timing measurement reference level
V
REF
V
Output timing measurement reference level
V
tt
V
Output load condition
See Fig.1
CAPACITANCE
(T
A
= 25
°
C,
f=1MHz)
Parameter
Symbol
Min
Max
Unit
Input capacitance(
CK, CK )
C
IN1
1.0
5.0
pF
Input capacitance(A
0
~A
11
, BA
0
~BA
1
)
C
IN2
1.0
4.0
pF
Input capacitance(
CKE, CS, RAS,CAS, WE )
C
IN3
1.0
4.0
pF
Data & DQS input/output capacitance(DQ
0
~DQ
31
)
C
OUT
1.0
6.5
pF
Input capacitance(DM0 ~ DM3)
C
IN4
1.0
6.5
pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4D263238G-GC36 | 128Mbit GDDR SDRAM |
| K4D263238G-VC | 128Mbit GDDR SDRAM |
| K4D263238M-QC60 | DIODE ZENER DUAL COMMON-CATHODE 300mW 3.3Vz 5mA-Izt 0.0606 0.1uA-Ir SOT-23 3K/REEL |
| K4D263238M | 1M x 32Bit x 4 Banks Double Data Rate Synchronous RAM with Bi-directional Data Strobe and DLL |
| K4D263238M-QC45 | DIODE ZENER DUAL COMMON-CATHODE 300mW 39Vz 5mA-Izt 0.0513 0.1uA-Ir 29 SOT-23 3K/REEL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4D263238G-GC36 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit GDDR SDRAM |
| K4D263238G-VC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit GDDR SDRAM |
| K4D263238I-GC50T00 | 制造商:Samsung 功能描述:DDR SGRAM X32 FBGA - Tape and Reel |
| K4D263238I-UC50 | 制造商:Samsung Semiconductor 功能描述: |
| K4D263238I-UC50T00 | 制造商:Samsung SDI 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。