- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374255 > K4D263238D-QC40 (SAMSUNG SEMICONDUCTOR CO. LTD.) 1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL PDF資料下載
參數(shù)資料
| 型號： | K4D263238D-QC40 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL |
| 中文描述： | 100萬x 32Bit的× 4銀行雙數(shù)據(jù)速率同步DRAM的雙向數(shù)據(jù)選通和DLL |
| 文件頁數(shù)： | 14/18頁 |
| 文件大?。?/td> | 239K |
| 代理商： | K4D263238D-QC40 |
128M DDR SDRAM
K4D263238D
- 14 -
Rev. 1.3 (Jul. 2002)
Note 1 :
- The JEDEC DDR specification currently defines the output data valid window(tDV) as the time period when the data
strobe and all data associated with that data strobe are coincidentally valid.
- The previously used definition of tDV(=0.35tCK) artificially penalizes system timing budgets by assuming the worst case
output valid window even then the clock duty cycle applied to the device is better than 45/55%
- A new AC timing term, tQH which stands for data output hold time from DQS is defined to account for clock duty cycle
variation and replaces tDV
- tQHmin = tHP-X where
. tHP=Minimum half clock period for any given cycle and is defined by clock high or clock low time(tCH,tCL)
. X=A frequency dependent timing allowance account for tDQSQmax
tQH Timing (CL3, BL2)
1
3
4
tHP
CK, CK
DQS
DQ
CS
2
5
0
COMMAND
READA
tQH
Da0
tDQSQ(max)
tDQSQ(max)
Da1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4D263238D-QC50 | 1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL |
| K4D263238E | Aluminum Electrolytic Radial Lead Hi Temp 150 Deg Capacitor; Capacitance: 100uF; Voltage: 100V; Case Size: 12.5x25 mm; Packaging: Bulk |
| K4D263238E-GC25 | DIODE ZENER SINGLE 300mW 15.2Vz 10mA-Izt 0.02535 0.05uA-Ir 12 SOT-23 3K/REEL |
| K4D263238E-GC2A | DIODE ZENER TRIPLE ISOLATED 200mW 15.2Vz 10mA-Izt 0.02535 0.05uA-Ir 12 SOT-363 3K/REEL |
| K4D263238E-GC33 | DIODE ZENER SINGLE 300mW 16.1Vz 10mA-Izt 0.02547 0.05uA-Ir 12 SOT-23 3K/REEL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4D263238D-QC50 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL |
| K4D263238E | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 32Bit x 4 Banks Graphic Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL |
| K4D263238E-GC25 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 32Bit x 4 Banks Graphic Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL |
| K4D263238E-GC2A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 32Bit x 4 Banks Graphic Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL |
| K4D263238E-GC33 | 制造商:SAMSG 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。