- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374254 > K4C89363AF-TCFB (SAMSUNG SEMICONDUCTOR CO. LTD.) 2,097,152-WORDS x 4 BANKS x 36-BITS DOUBLE DATA RATE Network-DRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | K4C89363AF-TCFB |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 2,097,152-WORDS x 4 BANKS x 36-BITS DOUBLE DATA RATE Network-DRAM |
| 中文描述： | 2097152 - 4字×銀行× 36位的雙數(shù)據(jù)速率網(wǎng)絡(luò)內(nèi)存 |
| 文件頁數(shù)： | 9/58頁 |
| 文件大?。?/td> | 1340K |
| 代理商： | K4C89363AF-TCFB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
K4C89363AF
REV. 0.0 Nov. 2002
- 9 -
AC Characteristics and Operating Conditions
(Notes : 1, 2)
S y m b o l
Parameter
F 6
FB
F 5
Units
Notes
Min
M a x
Min
M a x
Min
M a x
tRC
Random Cycle Time
20.0
-
22.5
-
25
-
ns
3
tCK
Clock Cycle Time
C
L
= 4
4.0
7.5
4.5
7.5
5.0
7.5
3
C
L
= 5
3.33
7.5
3.75
7.5
4.5
7.5
3
C
L
= 6
3.0
7.5
3.33
7.5
4.0
7.5
3
tRAC
Random Access Time
-
20.0
-
22.5
-
25
3
tCH
Clock High Time
0.45*t
C K
-
0.45*t
C K
-
0.45*t
C K
-
3
tCL
Clock Low Time
0.45*t
C K
-
0.45*t
C K
-
0.45*t
C K
-
3
tCKQS
QS Access Time from CLK
-0.45
0.45
-0.45
0.45
-0.5
0.5
3, 8
tQSQ
Data Output Skew from QS
-
0.2
-
0.25
-
0.3
4
tAC
Data Access Time from CLK
-0.5
0.5
-0.5
0.5
-0.6
0.6
3, 8
tOH
Data Output Hold Time from CLK
-0.5
0.5
-0.5
0.5
-0.6
0.6
3, 8
tHP
CLK half period ( minium of Actual t
C H
, t
CL
)
min(t
C H
, t
CL
)
-
min(t
C H
, t
C L
)
-
min(t
C H
, t
CL
)
-
3
tQSP
QS(Read) Pulse Width
tHP-tQHS
-
tHP-tQHS
-
tHP-tQHS
-
4, 8
tQSQV
Data Output Valid Time from QS
tHP-tQHS
-
tHP-tQHS
-
tHP-tQHS
-
4, 8
tQHS
DQ, QS Hold skew factor
-
0.055x
tCK+0.17
-
0.055x
tCK+0.17
-
0.055x
tCK+0.17
tDQSS
DS(Write) Low to High Setup Time
0.8*t
CK
1.2*t
C K
0.8*t
C K
1.2*t
C K
0.8*t
CK
1.2*t
C K
3
tDSPRE
DS(Write) Preamble Pulse Width
0.4*t
CK
-
0.4*t
C K
-
0.4*t
CK
-
4
tDSPRES
DS First Input Setup Time
0
-
0
-
0
-
3
tDSPREH
DS First Low Input Hold Time
0.3*t
CK
-
0.3*t
C K
-
0.3*t
CK
-
3
tDSP
DS High or Low Input Pulse Width
0.45*t
C K
0.55*t
C K
0.45*t
C K
0.55*t
C K
0.45*t
C K
0.55*t
CK
4
tDSS
DS Input Falling Edge to Clock Setup Time
C
L
= 4
0.9
-
0.9
-
1.0
-
3, 4
C
L
= 5
0.9
-
0.9
-
1.0
-
3, 4
C
L
= 6
0.9
-
0.9
-
1.0
-
3, 4
tDSPST
DS(Write) Postamble Pulse Width
0.45*t
C K
-
0.45*t
C K
0.45*t
C K
-
4
tDSPSTH
DS(Write) Postamble Hold Time
C
L
= 4
0.9
-
0.9
-
1.0
-
3, 4
C
L
= 5
0.9
-
0.9
-
1.0
-
3, 4
C
L
= 6
0.9
-
0.9
-
1.0
3, 4
tDS
Data Input Setup Time from DS
0.3
-
0.35
-
0.4
-
4
tDH
Data Input Hold Time from DS
0.3
-
0.35
-
0.4
-
4
tIS
Command / Address Input Setup Time
0.6
-
0.6
-
0.7
-
3
tIH
Command / Address Input Hold Time
0.6
-
0.6
-
0.7
-
3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4D261638E | 2M x 16Bit x 4 Banks Double Data Rate Synchronous DRAM |
| K4D261638E-TC2A | 2M x 16Bit x 4 Banks Double Data Rate Synchronous DRAM |
| K4D261638E-TC33 | 2M x 16Bit x 4 Banks Double Data Rate Synchronous DRAM |
| K4D261638E-TC36 | 2M x 16Bit x 4 Banks Double Data Rate Synchronous DRAM |
| K4D261638E-TC40 | 2M x 16Bit x 4 Banks Double Data Rate Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4CAEKCBJA | 制造商:OTTO Engineering Inc 功能描述:Switch Toggle (ON) OFF (ON) SPST Lighted Bat Toggle Solder 16A 115VAC 28VDC Panel Mount with Snap-In |
| K4CAEKEEFA | 制造商:OTTO Engineering Inc 功能描述:Switch Toggle (ON) OFF (ON) SPST Lighted Bat Toggle Solder 16A 115VAC 28VDC Panel Mount with Snap-In |
| K4CANPEEFA | 制造商:OTTO 功能描述:1-C1/3-C2 OFF 2-C1/ 4-C2 DPDT Bat Handle 制造商:OTTO Engineering Inc 功能描述:SLDR/STD,BAT HANDLE, |
| K4CANSCCFA | 制造商:OTTO Engineering Inc 功能描述:Switch Toggle ON OFF ON DPDT Lighted Bat Toggle Solder 16A 115VAC 28VDC Panel Mount with Snap-In |
| K4-COVER | 制造商:Panasonic Electric Works 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。