參數(shù)資料
型號(hào): IZ74LV32
廠商: System Logic Semiconductor Co., Ltd.
英文描述: Quad 2-Input OR Gate
中文描述: 四2輸入或門
文件頁數(shù): 3/6頁
文件大?。?/td> 58K
代理商: IZ74LV32
SL74LV32
3
S ystem Logic
Semiconductor
SLS
DC ELECTRICAL CHARACTERISTICS
(Voltages Referenced to GND)
V
CC
,
Guaranteed Limit
V
25
°
C
-40
°
C
÷
85
°
C
-40
°
C
÷
125
°
C
min
Symbol
Parameter
Test Conditions
min
max
min
max
max
Unit
V
IH
High-Level Input
Voltage
1.2
2.0
3.0
3.6
0.9
1.4
2.1
2.5
-
-
-
-
0.9
1.4
2.1
2.5
-
-
-
-
0.9
1.4
2.1
2.5
-
-
-
-
V
V
IL
Low -Level Input
Voltage
1.2
2.0
3.0
3.6
-
-
-
-
0.3
0.6
0.9
1.1
-
-
-
-
0.3
0.6
0.9
1.1
-
-
-
-
0.3
0.6
0.9
1.1
V
V
I
= V
IL
or V
IH
I
O
= -50
μ
à
1.2
2.0
3.0
3.6
1.1
1.92
2.92
3.52
-
-
-
-
1.0
1.9
2.9
3.5
-
-
-
-
1.0
1.9
2.9
3.5
-
-
-
-
V
V
OH
High-Level Output
Voltage
V
I
= V
IL
or V
IH
I
O
= -6.0 mà
3.0
2.48
-
2.34
-
2.20
-
V
V
I
= V
IL
or V
IH
I
O
= 50
μ
à
1.2
2.0
3.0
3.6
-
-
-
-
0.09
0.09
0.09
0.09
-
-
-
-
0.1
0.1
0.1
0.1
-
-
-
-
0.1
0.1
0.1
0.1
V
V
OL
Low-Level Output
Voltage
V
I
= V
IL
or V
IH
I
O
= 6.0 mà
3.0
-
0.33
-
0.4
-
0.5
V
I
IL
Low-Level Input
Leakage Current
V
I
= 0 V
3.6
-
-0.1
-
-1.0
-
-1.0
μ
A
I
High-Level Input
Leakage Current
V
I
= V
CC
3.6
-
0.1
-
1.0
-
1.0
μ
A
I
Quiescent Supply
Current
(per Package)
V
I
= 0 or V
CC
I
O
= 0
μ
à
3.6
-
2.0
-
20
-
40
μ
A
相關(guān)PDF資料
PDF描述
IZ74LV620 OCTAL 3-STATE INVERTING BUS TRANSCEIVER
IZ74LV623 OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER
J105 N-Channel JFETs
J106 N-Channel JFETs
J107 N-Channel JFETs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IZ74LV574 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:Octal D-type flip-flop; positive edge-trigger (3-State)
IZ74LV620 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:OCTAL 3-STATE INVERTING BUS TRANSCEIVER
IZ74LV623 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER
IZ74LV74 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:Dual D-type flip-flop with set and reset; positive-edge trigger
IZ74LVU04 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:HEX INVERTER