- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379245 > IZ74LV164 (INTEGRAL JOINT STOCK COMPANY) 8-BIT SERIAL-IN/PARALLEL-OUT SHIFT REGISTER PDF資料下載
參數(shù)資料
| 型號(hào)： | IZ74LV164 |
| 廠商： | INTEGRAL JOINT STOCK COMPANY |
| 英文描述： | 8-BIT SERIAL-IN/PARALLEL-OUT SHIFT REGISTER |
| 中文描述： | 8位SERIAL-IN/PARALLEL-OUT移位寄存器 |
| 文件頁(yè)數(shù)： | 1/6頁(yè) |
| 文件大?。?/td> | 45K |
| 代理商： | IZ74LV164 |
TECHNICAL DATA
1
INTEGRAL
8-BIT SERIAL-IN/PARALLEL-OUT SHIFT REGISTER
The IN74LV164 is a low-voltage Si-gate CMOS device and is pin
and function compatible with the IN74HC/HCT164.
The IN74LV164 is an 8-bit edge-triggered shift register with serial
data entry and an output from each of the eight stages. Data is entered
serially through one of two inputs (DSA or DSB); either input can be
used as an active HIGH enable for data entry through the other input.
Both inputs must be connected together or an unused input must be tied
HIGH.
Data shifts one place to the right on each LOW-to-HIGH transition
of the clock (CP) input and enters into Q
0
, which is the logical AND of
the two data inputs (DSA, DSB ) that existed one set-up time prior to the
rising clock edge.
A LOW on the master reset (MR) input overrides all other inputs
and clears the register asynchronously, forcing all outputs LOW.
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 1.2 to 5.5 V
Low Input Current: 1.0
μ
A, 0.1
μ
à at ò = 25
°
Output Current: 6 mA at V
CC
= 3.0 V; 12 mA at V
CC
= 4.5 V
High Noise Immunity Characteristic of CMOS Devices
IN74LV164
1
14
1
14
N SUFFIX
PLASTIC DIP
D SUFFIX
SO
ORDERING INFORMATION
IN74LV164N
IN74LV164D
IZ74LV164
T
A
= -40
°
to 125
°
C for all packages
Plastic DIP
SOIC
chip
LOGIC DIAGRAM
PIN 14=V
CC
PIN 7 = GND
PIN ASSIGNMENT
FUNCTION TABLE
Inputs
Outputs
MR
CP
DSA
DSB
Q0 Q1 ... Q7
L
X
X
X
L
L … L
H
L
L
L
Q0 ... Q6
H
L
H
L
Q0 ... Q6
H
H
L
L
Q0 ... Q6
H
H
H
H
Q0 ... Q6
H = high voltage level
L = low voltage level
X = don’t care
1
2
3
5
4
6
7
V
CC
Q7
14
13
12
11
10
8
9
GND
DSA
DSB
Q0
Q1
Q2
Q3
Q6
Q5
Q4
MR
CP
DSA
DSB
CP
SERIAL
DATA
INPUTS
PARALLEL
DATA
OUTPUTS
MR
Q0
Q4
Q2
Q6
Q1
Q5
Q3
Q7
1
2
8
9
2
10
5
12
4
11
6
13
DATA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IZ74LV174 | Hex D-type flip-flop with reset; positive edge-trigger |
| IZ74LV32 | Quad 2-Input OR Gate |
| IZ74LV620 | OCTAL 3-STATE INVERTING BUS TRANSCEIVER |
| IZ74LV623 | OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER |
| J105 | N-Channel JFETs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IZ74LV174 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:Hex D-type flip-flop with reset; positive edge-trigger |
| IZ74LV240 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:OCTAL BUFFER/LINE DRIVE; 3-STATE |
| IZ74LV241 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:OCTAL BUFFER/LINE DRIVE; 3-STATE |
| IZ74LV244 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:OCTAL BUFFER/LINE DRIVER 3-STATE |
| IZ74LV273 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:Octal D Flip-Flop with Common Clock and Reset |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。