參數(shù)資料
型號： IXF440
英文描述： LAN HUB CONTROLLER
中文描述： 局域網(wǎng)集線器控制器
文件頁數(shù)： 62/100頁
文件大?。?/td> 1354K
代理商： IXF440
IXF440 Multiport 10/100 Mbps Ethernet Controller
62
Datasheet
6.2
MII Port Interface
In the MII mode (SER_MOD<SYP>=0), the MII/SYM port implements the IEEE 802.3 Standard
MII interface.
Table 15
describes the MII port signal names as they refer to the appropriate IEEE
802.3 signal names.
The MII management signals (mdc and mdio) are common to all eight ports.
Table 15
describes the MII port signals versus standard signals.
Table 15. MII Port Signals versus Standard Signals
MII Signals
IEEE 802.3 Signals
Purpose
tclk{i}
tx_clk
Transmit clock, synchronizes all transmit signals (ten{i}, txd{i}[3:0],
terr{i}). In the 100 Mbps data rate, operates at 25 MHz. In the
10 Mbps data rate, operates at 2.5 MHz.
rclk{i}
rx_clk
Receive clock, synchronizes all receive signals (dv{i}, rxd{i}[3:0],
rerr{i}). In the 100 Mbps data rate, operates at 25 MHz. In the
10 Mbps data rate, operates at 2.5 MHz.
ten{i}
tx_en
Transmit enable, asserted by the MAC sublayer when the first
transmit preamble nibble is driven over the MII. It remains asserted
for the remainder of the frame, up to the last CRC nibble.
txd{i}[3:0]
txd[3:0]
These lines provide transmit data, driving a nibble on each tclk{i}
cycle when ten{i} is asserted.
terr{i}
tx_err
Transmit error, asserted by the MAC layer to generate a coding
error on the nibble currently being transferred over txd{i}[3:0].
dv{i}
rx_dv
Receive data valid, asserted by the PHY layer when the first
received preamble nibble is driven over the MII. It remains asserted
for the remainder of the frame, up to the last CRC nibble.
rxd{i}[3:0]
rxd[3:0]
These lines provide receive data, driving a nibble on each rclk{i}
cycle when dv{i} is asserted.
rerr{i}
rx_err
Receive error, asserted by the PHY layer to indicate an error the
MAC cannot detect. If asserted during packet reception, indicates a
coding error on the frame currently being transferred on rxd{i}[3:0].
If asserted while dv{i} is deasserted with rxd{i}[3:0] equal to 1110,
indicates that a false carrier was detected by the PHY layer.
crs{i}
crs
Carrier sense, asserted by the PHY layer when either the transmit
or receive medium is active (not idle).
col{i}
col
Collision, asserted by the PHY layer when it detects a collision on
the medium. Remains asserted while this condition persists.
mdc
mdc
Management data clock, the mdio signal clock reference.
mdio
mdio
Management data input/output, used to transfer control signals
between the PHY layer and the manager entity. The IXF440 is
capable of initiating control signal transfer between the IXF440 and
the PHY devices.
相關PDF資料
PDF描述
IXF6048 Telecommunication IC
IXFH42N20S TRANSISTOR | MOSFET | N-CHANNEL | 200V V(BR)DSS | 42A I(D) | TO-247VAR
IXFH4N100Q TRANSISTOR | MOSFET | N-CHANNEL | 1KV V(BR)DSS | 4A I(D) | TO-247AD
IXFH50N20S TRANSISTOR | MOSFET | N-CHANNEL | 200V V(BR)DSS | 50A I(D) | TO-264AA
IXFH58N20S TRANSISTOR | MOSFET | N-CHANNEL | 200V V(BR)DSS | 58A I(D) | TO-247VAR
相關代理商/技術參數(shù)
參數(shù)描述
IXF-45A15AF 制造商:ILSI 制造商全稱:ILSI America LLC 功能描述:Crystal Filter 3 Lead Metal Package
IXF-45A15AT 制造商:ILSI 制造商全稱:ILSI America LLC 功能描述:Crystal Filter 3 Lead Metal Package
IXF-45A15BF 制造商:ILSI 制造商全稱:ILSI America LLC 功能描述:Crystal Filter 3 Lead Metal Package
IXF-45A15BT 制造商:ILSI 制造商全稱:ILSI America LLC 功能描述:Crystal Filter 3 Lead Metal Package
IXF-45A15CF 制造商:ILSI 制造商全稱:ILSI America LLC 功能描述:Crystal Filter 3 Lead Metal Package
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*