參數(shù)資料
型號: IN74LV04D
廠商: INTEGRAL JOINT STOCK COMPANY
英文描述: Octal Bus Transceivers And Registers With 3-State Outputs 24-TSSOP -40 to 85
中文描述: 十六進(jìn)制逆變器
文件頁數(shù): 4/5頁
文件大小: 129K
代理商: IN74LV04D
IN74LV04
4
AC ELECTRICAL CHARACTERISTICS
(C
L
=50 pF, t
LH
= t
HL
= 6.0 ns, V
IL
=0V, V
IH
=V
CC,
R
L
=1 k
)
V
CC
V
Guaranteed Limit
-40
°
C ÷ 85
°
C
25
°
C
-40
°
C ÷
125
°
C
min
-
-
-
-
-
-
Symbol
Parameter
min
-
-
-
-
-
max
70
16
10
90
23
14
min
-
-
-
-
-
-
max
85
20
13
120
28
18
max
100
24
15
150
34
21
Unit
t
THL,
(t
TLH)
Output Transition
Time, Any Output
(Figure 1)
Propagation
Delay, Input A to
Output Y (Figure
1)
Input Capacitance 3.0
Power Dissipation Capacitance (Per
Inverter)
1.2
2.0
*
1.2
2.0
*
ns
t
PHL,
(t
PLH)
C
I
C
PD
-
-
-
3.5
-
3.5
pF
pF
Т
А
=25
°
С
, V
I
=0V÷V
CC
42
Used
P
D
= C
PD
V
CC
(C
L
V
CC
to
determine
the
no-load
dynamic
power
consumption:
2
f
I
+
(C
L
V
CC
2
fo) – sum of the outputs
2
fo), f
I
- input frequency, fo - output frequency (MHz)
Figure 1. Switching Waveforms
Figure 2. Test Circuit
PULSE
GENERATOR
DEVICE
UNDER
TEST
V
CC
V
I
V
O
C
L
R
L
R
T
Termination resistance R
T
should be equal to Z
OUT
of pulse
generators
0.1
0.1
0.1
0.1
0.9
0.9
0.9
0.9
V
1
t
PHL
t
HL
t
THL
t
PLH
t
LH
t
TLH
V
1
V = 0.5 V
CC
Input
А
Output Y
GND
GND
V
CC
V
CC
V
1
V
1
相關(guān)PDF資料
PDF描述
IN74LV04N Octal Bus Transceivers And Registers With 3-State Outputs 24-TSSOP -40 to 85
IN74LV08 Quad 2-Input AND Gate
IN74LV08D Octal Bus Transceivers And Registers With 3-State Outputs 24-TSSOP -40 to 85
IN74LV08N Octal Bus Transceivers And Registers With 3-State Outputs 24-TSSOP -40 to 85
IN74LV138 Octal Bus Transceivers And Registers With 3-State Outputs 24-TSSOP -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IN750A-1JANTX 制造商:ERJ 功能描述:
IN750A1JANTXV 制造商: 功能描述:
IN751A 制造商: 功能描述: 制造商:undefined 功能描述:
IN75232 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:EIA-232-D INTERFACE 1 CHIP IC
IN753ARL 制造商:n/a 功能描述:SAMPLE