參數(shù)資料
型號: ICS951402YGLF-T
英文描述: Programmable Timing Control Hub for P4 processor
中文描述: 可編程定時控制中心的P4處理器
文件頁數(shù): 20/23頁
文件大?。?/td> 303K
代理商: ICS951402YGLF-T
20
Integrated
Circuit
Systems, Inc.
ICS951402
Advance Information
0660—05/05/05
Fig. 1
Shared Pin Operation -
Input/Output Pins
The I/O pins designated by (input/output) serve as dual
signal functions to the device. During initial power-up, they
act as input pins. The logic level (voltage) that is present on
these pins at this time is read and stored into a 5-bit internal
data latch. At the end of Power-On reset, (see AC
characteristics for timing values), the device changes the
mode of operations for these pins to an output function. In
this mode the pins produce the specified buffered clocks to
external loads.
To program (load) the internal configuration register for
these pins, a resistor is connected to either the VDD (logic 1)
power supply or the GND (logic 0) voltage potential. A 10
Kilohm (10K) resistor is used to provide both the solid CMOS
programming voltage needed during the power-up
programming period and to provide an insignificant load on
the output clock during the subsequent operating period.
Via to
VDD
Clock trace to load
Series Term. Res.
Programming
Header
Via to Gnd
Device
Pad
2K
8.2K
Figure 1 shows a means of implementing this function
when a switch or 2 pin header is used. With no jumper is
installed the pin will be pulled high. With the jumper in
place the pin will be pulled low. If programmability is not
necessary, than only a single resistor is necessary. The
programming resistors should be located close to the series
termination resistor to minimize the current loop area. It is
more important to locate the series termination resistor
close to the driver than the programming resistor.
相關(guān)PDF資料
PDF描述
ICS951413 Programmable System Clock Chip for ATI RS400 P4-based Systems
ICS951413YGLFT Programmable System Clock Chip for ATI RS400 P4-based Systems
ICS952011 Programmable Timing Control Hub for P4 processor
ICS952011YFT Programmable Timing Control Hub for P4 processor
ICS952623 Programmable Timing Control Hub for Next Gen P4 processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS951403 制造商:ICS 制造商全稱:ICS 功能描述:AMD-K7 System Clock Chip
ICS951403YFLF-T 制造商:ICS 制造商全稱:ICS 功能描述:AMD-K7 System Clock Chip
ICS951403YGLF-T 制造商:ICS 制造商全稱:ICS 功能描述:AMD-K7 System Clock Chip
ICS951411 制造商:ICS 制造商全稱:ICS 功能描述:System Clock Chip for ATI RS400 P4TM-based Systems
ICS951411BGLF 功能描述:IC SYSTEM CLOCK CHIP P4 56-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:PCI Express® (PCIe) 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT