IDT / ICS LVDS CLOCK GENERATOR 5 I" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� ICS844021BGI-01LF
寤犲晢锛� IDT, Integrated Device Technology Inc
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 10/14闋�(y猫)
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC CLOCK GEN ETHERNET 8TSSOP
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� PCI-Express
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 96
绯诲垪锛� HiPerClockS™, FemtoClock™
椤�(l猫i)鍨嬶細 鏅�(sh铆)閻樼櫦(f膩)鐢熷櫒
PLL锛� 鏄�
杓稿叆锛� 鏅堕珨
杓稿嚭锛� LVDS
闆昏矾鏁�(sh霉)锛� 1
姣旂巼 - 杓稿叆:杓稿嚭锛� 1:1
宸垎 - 杓稿叆:杓稿嚭锛� 鐒�(w煤)/鏄�
闋荤巼 - 鏈€澶э細 170MHz
闄ゆ硶鍣�/涔樻硶鍣細 鏄�/鏄�
闆绘簮闆诲锛� 2.375 V ~ 3.465 V
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤�(l猫i)鍨嬶細 琛ㄩ潰璨艰
灏佽/澶栨锛� 8-TSSOP锛�0.173"锛�4.40mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 8-TSSOP
鍖呰锛� 绠′欢
鍏跺畠鍚嶇ū(ch膿ng)锛� 844021BGI-01LF
ICS844021BGI-01LF-ND
IDT / ICS LVDS CLOCK GENERATOR
5
ICS844021BGI-01 REV. A NOVEMBER 6, 2012
ICS844021I-01
FEMTOCLOCKS CRYSTAL-TO-LVDS CLOCK GENERATOR
Phase Noise Result by adding
Ethernet Filter to raw data
Raw Phase Noise Data
Ethernet Filter
TYPICAL PHASE NOISE AT 125MHZ @ 3.3V
OFFSET FREQUENCY (HZ)
N
OISE
P
O
WER
dBc
Hz
TYPICAL PHASE NOISE AT 125MHZ @ 2.5V
OFFSET FREQUENCY (HZ)
N
OISE
P
O
WER
dBc
Hz
Phase Noise Result by adding
Ethernet Filter to raw data
Raw Phase Noise Data
Ethernet Filter
125MHz
RMS Phase Jitter (Random)
1.875MHz to 20MHz = 0.32ps (typical)
125MHz
RMS Phase Jitter (Random)
1.875MHz to 20MHz = 0.32ps (typical)
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
V24A28H300B CONVERTER MOD DC/DC 28V 300W
VI-2WY-MY-F1 CONVERTER MOD DC/DC 3.3V 33W
V24A28H300BG2 CONVERTER MOD DC/DC 28V 300W
MS3106A32-10S CONN PLUG 7POS STRAIGHT W/SCKT
X9119TV14IZ-2.7 IC XDCP SGL 1024TAP 100K 14TSSOP
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
ICS844021BGI-01LFT 鍔熻兘鎻忚堪:IC CLOCK GEN ETHERNET 8-TSSOP RoHS:鏄� 椤�(l猫i)鍒�:闆嗘垚闆昏矾 (IC) >> 鏅�(sh铆)閻�/瑷�(j矛)鏅�(sh铆) - 鏅�(sh铆)閻樼櫦(f膩)鐢熷櫒锛孭LL锛岄牷鐜囧悎鎴愬櫒 绯诲垪:HiPerClockS™, FemtoClock™ 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000 绯诲垪:- 椤�(l猫i)鍨�:鏅�(sh铆)閻�/闋荤巼鍚堟垚鍣�锛屾墖鍑哄垎閰� PLL:- 杓稿叆:- 杓稿嚭:- 闆昏矾鏁�(sh霉):- 姣旂巼 - 杓稿叆:杓稿嚭:- 宸垎 - 杓稿叆:杓稿嚭:- 闋荤巼 - 鏈€澶�:- 闄ゆ硶鍣�/涔樻硶鍣�:- 闆绘簮闆诲:- 宸ヤ綔婧害:- 瀹夎椤�(l猫i)鍨�:琛ㄩ潰璨艰 灏佽/澶栨:56-VFQFN 瑁搁湶鐒婄洡(p谩n) 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:56-VFQFP-EP锛�8x8锛� 鍖呰:甯跺嵎 (TR) 鍏跺畠鍚嶇ū(ch膿ng):844S012AKI-01LFT
ICS8440258AK-46LF 鍔熻兘鎻忚堪:IC SYNTHESIZER 8OUTPUT 32-VFQFPN RoHS:鏄� 椤�(l猫i)鍒�:闆嗘垚闆昏矾 (IC) >> 鏅�(sh铆)閻�/瑷�(j矛)鏅�(sh铆) - 鏅�(sh铆)閻樼櫦(f膩)鐢熷櫒锛孭LL锛岄牷鐜囧悎鎴愬櫒 绯诲垪:HiPerClockS™, FemtoClock™ 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000 绯诲垪:- 椤�(l猫i)鍨�:鏅�(sh铆)閻�/闋荤巼鍚堟垚鍣�锛屾墖鍑哄垎閰� PLL:- 杓稿叆:- 杓稿嚭:- 闆昏矾鏁�(sh霉):- 姣旂巼 - 杓稿叆:杓稿嚭:- 宸垎 - 杓稿叆:杓稿嚭:- 闋荤巼 - 鏈€澶�:- 闄ゆ硶鍣�/涔樻硶鍣�:- 闆绘簮闆诲:- 宸ヤ綔婧害:- 瀹夎椤�(l猫i)鍨�:琛ㄩ潰璨艰 灏佽/澶栨:56-VFQFN 瑁搁湶鐒婄洡(p谩n) 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:56-VFQFP-EP锛�8x8锛� 鍖呰:甯跺嵎 (TR) 鍏跺畠鍚嶇ū(ch膿ng):844S012AKI-01LFT
ICS8440258AK-46LFT 鍔熻兘鎻忚堪:IC SYNTHESIZER 8OUTPUT 32-VFQFPN RoHS:鏄� 椤�(l猫i)鍒�:闆嗘垚闆昏矾 (IC) >> 鏅�(sh铆)閻�/瑷�(j矛)鏅�(sh铆) - 鏅�(sh铆)閻樼櫦(f膩)鐢熷櫒锛孭LL锛岄牷鐜囧悎鎴愬櫒 绯诲垪:HiPerClockS™, FemtoClock™ 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000 绯诲垪:- 椤�(l猫i)鍨�:鏅�(sh铆)閻�/闋荤巼鍚堟垚鍣�锛屾墖鍑哄垎閰� PLL:- 杓稿叆:- 杓稿嚭:- 闆昏矾鏁�(sh霉):- 姣旂巼 - 杓稿叆:杓稿嚭:- 宸垎 - 杓稿叆:杓稿嚭:- 闋荤巼 - 鏈€澶�:- 闄ゆ硶鍣�/涔樻硶鍣�:- 闆绘簮闆诲:- 宸ヤ綔婧害:- 瀹夎椤�(l猫i)鍨�:琛ㄩ潰璨艰 灏佽/澶栨:56-VFQFN 瑁搁湶鐒婄洡(p谩n) 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:56-VFQFP-EP锛�8x8锛� 鍖呰:甯跺嵎 (TR) 鍏跺畠鍚嶇ū(ch膿ng):844S012AKI-01LFT
ICS8440258AKI-46LF 鍔熻兘鎻忚堪:IC SYNTHESIZER 8OUTPUT 32-VFQFPN RoHS:鏄� 椤�(l猫i)鍒�:闆嗘垚闆昏矾 (IC) >> 鏅�(sh铆)閻�/瑷�(j矛)鏅�(sh铆) - 鏅�(sh铆)閻樼櫦(f膩)鐢熷櫒锛孭LL锛岄牷鐜囧悎鎴愬櫒 绯诲垪:HiPerClockS™, FemtoClock™ 妯�(bi膩o)婧�(zh菙n)鍖呰:27 绯诲垪:Precision Edge® 椤�(l猫i)鍨�:闋荤巼鍚堟垚鍣� PLL:鏄� 杓稿叆:PECL锛屾櫠楂� 杓稿嚭:PECL 闆昏矾鏁�(sh霉):1 姣旂巼 - 杓稿叆:杓稿嚭:1:1 宸垎 - 杓稿叆:杓稿嚭:鐒�(w煤)/鏄� 闋荤巼 - 鏈€澶�:800MHz 闄ゆ硶鍣�/涔樻硶鍣�:鏄�/鐒�(w煤) 闆绘簮闆诲:3.135 V ~ 5.25 V 宸ヤ綔婧害:0°C ~ 85°C 瀹夎椤�(l猫i)鍨�:琛ㄩ潰璨艰 灏佽/澶栨:28-SOIC锛�0.295"锛�7.50mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:28-SOIC 鍖呰:绠′欢
ICS8440258AKI-46LFT 鍔熻兘鎻忚堪:IC SYNTHESIZER 8OUTPUT 32-VFQFPN RoHS:鏄� 椤�(l猫i)鍒�:闆嗘垚闆昏矾 (IC) >> 鏅�(sh铆)閻�/瑷�(j矛)鏅�(sh铆) - 鏅�(sh铆)閻樼櫦(f膩)鐢熷櫒锛孭LL锛岄牷鐜囧悎鎴愬櫒 绯诲垪:HiPerClockS™, FemtoClock™ 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000 绯诲垪:- 椤�(l猫i)鍨�:鏅�(sh铆)閻�/闋荤巼鍚堟垚鍣紝鎵囧嚭鍒嗛厤 PLL:- 杓稿叆:- 杓稿嚭:- 闆昏矾鏁�(sh霉):- 姣旂巼 - 杓稿叆:杓稿嚭:- 宸垎 - 杓稿叆:杓稿嚭:- 闋荤巼 - 鏈€澶�:- 闄ゆ硶鍣�/涔樻硶鍣�:- 闆绘簮闆诲:- 宸ヤ綔婧害:- 瀹夎椤�(l猫i)鍨�:琛ㄩ潰璨艰 灏佽/澶栨:56-VFQFN 瑁搁湶鐒婄洡(p谩n) 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:56-VFQFP-EP锛�8x8锛� 鍖呰:甯跺嵎 (TR) 鍏跺畠鍚嶇ū(ch膿ng):844S012AKI-01LFT