參數(shù)資料
型號(hào)： IC43R16160-7TG
英文描述： 4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM
中文描述： 4米× 16位× 4個(gè)銀行（256兆）DDR SDRAM內(nèi)存
文件頁(yè)數(shù)： 26/56頁(yè)
文件大?。?/td> 1271K
代理商： IC43R16160-7TG
NOTE: (continued)
Row Activating: Starts with registration of an ACTIVE command and ends when
t
RCD is
met. Once
t
RCD is met, the bank will be in the “row active” state.
Read w/Auto-Precharge Enabled: Starts with registration of a READ command with AUTO PRECHARGE
enabled and ends when
t
RP has been met. Once
t
RP is met, the bank will
be in the idle state.
Write w/Auto-Precharge Enabled: Starts with registration of a WRITE command with AUTO PRECHARGE
enabled and ends when
t
RP has been met. Once
t
RP is met, the bank will
be in the idle state.
5. The following states must not be interrupted by any executable command; DESELECT or NOP commands must be
applied on each positive clock edge during these states.
Refreshing: Starts with registration of an AUTO REFRESH command and ends when
t
RC is met. Once
t
RFC is met, the DDR SDRAM will be in the “all banks
idle” state.
Accessing Mode Register: Starts with registration of a MODE REGISTER SET command and ends
when
t
MRD has been met. Once
t
MTC is met, the DDR SDRAM will be in
the “all banks idle” state.
Precharging All: Starts with registration of a PRECHARGE ALL command and ends when
t
RP is met. Once
t
RP is met, all banks will be in the idle state.
6. All states and sequences not shown are illegal or reserved.
7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
8. May or may not be bank-specific; if multiple banks are to be precharged, each must be in a valid state for precharging.
9. Not bank-specific; BURST TERMINATE affects the most recent READ burst, regardless of bank.
10. READs or WRITEs listed in the Command/Action column include READs or WRITEs with AUTO PRECHARGE
enabled and READs or WRITEs with AUTO PRECHARGE disabled.
11. Requires appropriate DM masking.
IC4
3R16160
26
Integrated Circuit Solution Inc.
DDR001
-
0B
1
1
/
10
/
2004
相關(guān)PDF資料
PDF描述
ICS570 Multiplier and Zero Delay Buffer
ICS671M-01 Zero Delay, Low Skew Buffer and Multipler
ICS671M-01T Zero Delay, Low Skew Buffer and Multipler
ICS671-01 Zero Delay, Low Skew Buffer and Multipler
ICS8737-11 LOW SKEW ±1/±2 DIFFERENTIAL-TO- 3.3V LVPECL CLOCK GENERATOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IC43R16160E-5TL 制造商:Integrated Silicon Solution Inc 功能描述:256M, 2.5V, DDR, 16MX16, 200MHZ, 66 PIN
IC43R32400 制造商:ICSI 制造商全稱(chēng):Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) DDR SDRAM
IC43R32400-4B 制造商:ICSI 制造商全稱(chēng):Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) DDR SDRAM
IC43R32400-4BG 制造商:ICSI 制造商全稱(chēng):Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) DDR SDRAM
IC43R32400-5B 制造商:ICSI 制造商全稱(chēng):Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) DDR SDRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*