- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362807 > IC42S16101-5BG 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | IC42S16101-5BG |
| 英文描述： | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| 中文描述： | 為512k × 16位× 2銀行（16兆）內(nèi)存 |
| 文件頁數(shù)： | 32/78頁 |
| 文件大小： | 786K |
| 代理商： | IC42S16101-5BG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
IC42S16101
32
Integrated Circuit Solution Inc.
DR025-0F 01/17/2005
Read Cycle (Full Page) Interruption Using
the Burst Stop Command
The IC42S16101 can output data continuously from the
burst start address (a) to location a+255 during a read
cycle in which the burst length is set to full page. The
IC42S16101 repeats the operation starting at the 256th
cycle with the data output returning to location (a) and
continuing with a+1, a+2, a+3, etc. A burst stop command
must be executed to terminate this cycle. A precharge
command must be executed within the ACT to PRE
command period (t
RAS
max.) following the burst stop
command.
CAS
Latency
3
2
t
RBD
3
2
After the period (t
RBD
) required for burst data output to stop
following the execution of the burst stop command has
elapsed, the outputs go to the HIGH impedance state. This
period (t
RBD
) is two clock cycle when the
CAS
latency is two
and three clock cycle when the
CAS
latency is three.
BST
READ A0
COMMAND
I/O
CLK
t
RBD
READ (CA=A, BANK 0)
BURST STOP
HI-Z
D
OUT
A0
D
OUT
A0
D
OUT
A1
D
OUT
A2
COMMAND
I/O
CLK
t
RBD
READ A0
READ (CA=A, BANK 0)
BURST STOP
BST
HI-Z
D
OUT
A0
D
OUT
A0
D
OUT
A1
D
OUT
A2
D
OUT
A3
D
OUT
A3
CAS
latency = 2, burst length = full page
CAS
latency = 3, burst length = full page
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IC42S16101-5BIG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-5T | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-5TG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-5TI | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-5TIG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IC42S16101-5BIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-5T | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-5TG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-5TI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-5TIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。