- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379201 > IA186ES (Innovasic Semiconductor) PCI FAST ETHERNET LAN CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | IA186ES |
| 廠商： | Innovasic Semiconductor |
| 英文描述： | PCI FAST ETHERNET LAN CONTROLLER |
| 中文描述： | PCI快速以太網(wǎng)LAN控制器 |
| 文件頁數(shù)： | 5/19頁 |
| 文件大?。?/td> | 94K |
| 代理商： | IA186ES |
IA21140AF Preliminary
Data Sheet
PCI FAST ETHERNET LAN CONTROLLER
I/O Description
The following section provides a functional description of the I/O pins on the IA21140AF.
NAME
Type
Vdd
P
3.3 volt input supply voltage.
Vdd_clamp
P
5.0 volt reference for 5.0 volt signaling environments and 3.3 volt reference
for 3.3 volt signaling environments.
Vss
P
Ground Pin
ad[31:0]
I/O
The PCI address and data lines are multiplexed on the same PCI pins. During
the first clock cycle of a transaction, the 32 bits contain an address and during
subsequent clock cycles, they contain data. Both read and write bursts are
supported in master operation only. Big or Little Indian byte ordering can be
used.
br_a[1:0]
O
Address line bit 0 also carries in two consecutive address cycles (bits 16 and
17) in a 256KB configuration. Bit 1 also latches the boot ROM address and
control lines via two external latches.
br_ad[7:0]
I/O
In the first of two consecutive address cycles, these multiplexed lines contain
the boot ROM address bits [7:2], oe_n, and we_n. The second cycle contains
boot ROM address bits [15:8]. Bits 7 through 0 contain data during the data
cycle. These lines are used to carry data to and from the external register.
Copyright
2001
innov
ASIC
The End of Obsolescence
ENG210010110-00
www.innovasic.com
Customer Support:
Page 5 of 19
1-888-824-4184
Description
br_ce_n
O
Enable pin for the Boot ROM or an external register. Pin has an internal 5 k O
pull-up resistor.
Bus command and byte enable are multiplexed on the same PCI pins. These
bits provide the bus command during the address phase of the transaction.
They provide the byte enable during the data phase. Byte enable determines
which byte lines carry valid data. Bit 0 coincides with byte 0. Bit 1 coincides
with byte 1, etc.
Indicates that the driving device has decoded its address as the target of the
current access. As an input, determines whether a device on the bus has
been selected.
The IA21140AF bus master asserts this signal to indicate the beginning and
duration of a bus transaction access. Data transfer continues while this signal
is asserted. Deasserting this signal indicates the transaction is in the final
phase.
These pins can be configured by software to perform either input or output
functions for system specific applications.
Indicates to the IA21140AF that access to the bus has been granted.
Used as a chip select by the host to indicate configuration read and write
cycles.
When one of the appropriate bits in CSR5 gets set, interrupt request gets
asserted if the corresponding mask bit in CSR7 is not set. If more than one
interrupt bit in CSR5 is set and all input bits are not cleared, interrupt request
gets deasserted for one clock cycle. Interrupt request gets deasserted by
writing a “1” into the appropriate CSR5 bit. This pin must be pulled up by an
external resistor.
c_be_n[3:0]
I/O
devsel_n
I/O
frame_n
I/O
gep[7:0]
I/O
gnt_n
Idsel
I
I
int_n
O/D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IA21140AF-PQF144I | PCI FAST ETHERNET LAN CONTROLLER |
| IA2910A | GT 54C 54#16 SKT RECP |
| IA2910A-CD40M | GT 85C 85#16 PIN RECP |
| IA2910A-CLC44M | Microprogram Controller |
| IA2910A-CLL44M | Microprogram Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IA186ES-PQF100I | 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:16-BIT MICROCONTROLLERS |
| IA186ES-PQF100I-R-03 | 功能描述:IC MCU 8/16BIT 40MHZ 100PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:- 產(chǎn)品培訓(xùn)模塊:Graphics LCD System and PIC24 Interface Asynchronous Stimulus 標(biāo)準(zhǔn)包裝:27 系列:PIC® 24H 核心處理器:PIC 芯體尺寸:16-位 速度:40 MIP 連通性:I²C，SPI，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，POR，PWM，WDT 輸入/輸出數(shù):21 程序存儲(chǔ)器容量:12KB（4K x 24） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):3 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x10b/12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 包裝:管件 產(chǎn)品目錄頁面:648 (CN2011-ZH PDF) 配用:AC164339-ND - MODULE SKT FOR PM3 28SOICDV164033-ND - KIT START EXPLORER 16 MPLAB ICD2 |
| IA186ES-PTQ100I-R-03 | 功能描述:IC MCU 8/16BIT 40MHZ 100TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:- 產(chǎn)品培訓(xùn)模塊:Graphics LCD System and PIC24 Interface Asynchronous Stimulus 標(biāo)準(zhǔn)包裝:27 系列:PIC® 24H 核心處理器:PIC 芯體尺寸:16-位 速度:40 MIP 連通性:I²C，SPI，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，POR，PWM，WDT 輸入/輸出數(shù):21 程序存儲(chǔ)器容量:12KB（4K x 24） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):3 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x10b/12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 包裝:管件 產(chǎn)品目錄頁面:648 (CN2011-ZH PDF) 配用:AC164339-ND - MODULE SKT FOR PM3 28SOICDV164033-ND - KIT START EXPLORER 16 MPLAB ICD2 |
| IA186ES-TQF100I | 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:16-BIT MICROCONTROLLERS |
| IA186XL | 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:16-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。