- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384457 > HY27SF081G2M-TPES (HYNIX SEMICONDUCTOR INC) CONNECTOR ACCESSORY PDF資料下載
參數(shù)資料
| 型號： | HY27SF081G2M-TPES |
| 廠商： | HYNIX SEMICONDUCTOR INC |
| 元件分類： | DRAM |
| 英文描述： | CONNECTOR ACCESSORY |
| 中文描述： | 128M X 8 FLASH 1.8V PROM, 30 ns, PDSO48 |
| 封裝： | 12 X 20 MM, 1.20 MM HEIGHT, LEAD FREE, TSOP1-48 |
| 文件頁數(shù)： | 15/48頁 |
| 文件大?。?/td> | 476K |
| 代理商： | HY27SF081G2M-TPES |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Rev 0.7 / Apr. 2005
15
Preliminary
HY27UF(08/ 16)1G2M Series
HY27SF(08/ 16)1G2M Series
1Gbit (128Mx8bit / 64Mx16bit) NAND Flash
3.9 Cache Read
Cache read operation allows automatic download of consecutive pages, up to the whole device. Immediately after 1st
latency end, while user can start reading out data, device internally starts reading following page.
Start address of 1st page is at page start (A<10:0>=00h), after 1st latency time (tr) , automatic data download will
be uninterrupted. In fact latency time is 25us, while download of a page require at least 100us for x8 device (50us for
x16 device).
Cache read operation command is like standard read, except for confirm code (30h for standard read, 31h for cache
read) user can check operation status using :
- RB# ( ‘0’ means latency ongoing, download not possible, ‘1’ means download of n page possible, even if device
internally is active on n+1 page
- Status register (SR<6> behave like RB#, SR<5> is ‘0’ when device is internally reading and ‘1’ when device is idle)
To exit cache read operation a cache read exit command (34h) must be issued. this command can be given any time
(both device idle and reading).
If device is active (SR<5>=0) it will go idle within 5us, while if it is not active, device itself will go busy for a time
shorter then tCBSY before becoming again idle and ready to accept any further commands.
If user arrives reading last byte/word of the memory array, then has to stop by giving a cache read exit command.
Random data output is not available in cache read.
Cache read operation must be done only block by block if system needs to avoid reading also from invalid blocks.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY27UF161G2M-TPES | CONNECTOR ACCESSORY |
| HY27LF161G2M-TPES | CONNECTOR ACCESSORY |
| HY27SF161G2M-TPES | CONNECTOR ACCESSORY |
| HY27LF081G2M-VCS | 1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory |
| HY27LF081G2M-VEP | 1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY27SF081G2M-TPIB | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory |
| HY27SF081G2M-TPIP | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory |
| HY27SF081G2M-TPIS | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory |
| HY27SF081G2M-TPMB | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory |
| HY27SF081G2M-TPMP | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。