
34
FN4643.3
April 19, 2007
TABLE 45. CLOSED CAPTION_EVEN_B DATA REGISTER
SUB ADDRESS = 23
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
15-8
Even Field
Caption Data
If even field captioning is enabled and present, this register is loaded with the second eight bits
of caption data on line 281, 284, or 335. Data written to this register is ignored.
80
H
TABLE 46. WSS_ODD_A DATA REGISTER
SUB ADDRESS = 24
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-0
Odd Field
WSS Data
If odd field WSS is enabled and present, this register is loaded with the first eight bits of WSS
information on line 17, 20, or 23. Bit 0 corresponds to the first bit of WSS information. Data written
to this register is ignored.
00
H
TABLE 47. WSS_ODD_B DATA REGISTER
SUB ADDRESS = 25
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
15-14
Reserved
00
B
13-8
Odd Field
WSS Data
If odd field WSS is enabled and present, this register is loaded with the second six bits of WSS
information on line 17, 20, or 23. Data written to this register is ignored.
000000
B
TABLE 48. WSS_CRC_ODD DATA REGISTER
SUB ADDRESS = 26
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-6
Reserved
00
B
5-0
Odd Field
WSS CRC Data
If odd field WSS is enabled and present during NTSC operation, this register is loaded with the
six bits of CRC information on line 20. It is always a “000000” during PAL operation. Data written
to this register is ignored.
000000
B
TABLE 49. WSS_EVEN_A DATA REGISTER
SUB ADDRESS = 27
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-0
Even Field
WSS Data
If even field WSS is enabled and present, this register is loaded with the first eight bits of WSS
information on line 280, 283, or 336. Bit 0 corresponds to the first bit of WSS information. Data
written to this register is ignored.
00
H
TABLE 50. WSS_EVEN_B DATA REGISTER
SUB ADDRESS = 28
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
15-14
Reserved
00
B
13-8
Even Field
WSS Data
If even field WSS is enabled and present, this register is loaded with the second six bits of WSS
information on line 280, 283, or 336. Data written to this register is ignored.
000000
B
HMP8117