- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384421 > HIP1031AS (HARRIS SEMICONDUCTOR) 20000 SYSTEM GATE LOGIC CELL ARRAY - NOT RECOMMENDED for NEW DESIGN PDF資料下載
參數(shù)資料
| 型號(hào)： | HIP1031AS |
| 廠(chǎng)商： | HARRIS SEMICONDUCTOR |
| 元件分類(lèi)： | 外設(shè)及接口 |
| 英文描述： | 20000 SYSTEM GATE LOGIC CELL ARRAY - NOT RECOMMENDED for NEW DESIGN |
| 中文描述： | 1.1 A BUF OR INV BASED PRPHL DRVR, PSIP5 |
| 文件頁(yè)數(shù)： | 2/4頁(yè) |
| 文件大小： | 29K |
| 代理商： | HIP1031AS |
2
Absolute Maximum Ratings
Thermal Information
Supply Voltage, V
CC
. . . . . . . . . . . See O.V. Shutdown Limit, V
OVSD
Input Voltage, V
IN
(Note 1). . . . . . . . . . . . . . . . . . . . . . -0.8V to +7V
Load Current, I
OUT
. . . . . . . . . . . . . . . . . . . . . . . Internally Limiting
Load Dump (Survival) . . . . . . . . . . . . . . . . . . . . . . . . . .
±
60V
PEAK
Reverse Battery . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -16V
Operating Conditions
Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . -40
o
C to 125
o
C
Thermal Resistance (Typical, Note 2)
Plastic SIP Package . . . . . . . . . . . . . .
Maximum Power Dissipation, (Note 3)
At T
A
= 125
o
C, Infinite Heat Sink. . . . . . . . . . . . . . . . . . . . . 6.25W
Maximum Junction Temperature, T
J
. . . . . . . . . . . . . . . . . . . . 150
o
C
Maximum Storage Temperature Range . . . . . . . . . .-40
o
C to 150
o
C
Maximum Lead Temperature (Soldering 10s). . . . . . . . . . . . . 300
o
C
(Lead Tips Only)
θ
JA
(
o
C/W)
50
θ
JC
(
o
C/W)
4
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
1. The Input Control Voltage, V
IN
, may range from -0.85V to +7V for a V
CC
supply voltage of 0V to +25V.
2.
θ
JA
is measured with the component mounted on an evaluation PC board in free air.
3. The worst case thermal resistance,
θ
JC
for the SIP TS-001AA 5 pin package is 4
o
C/W. The calculation for dissipation and junction
temperature rise due to dissipation is:
P
D
= (V
CC
-V
OUT
)(I
OUT
) + (V
CC
)(I
CCMAX
- I
OUT
) or (V
CC
)(
I
CCMAX
) - (V
OUT
)(I
OUT
)
T
J
= T
AMBIENT
+ (P
D
) (
θ
JC
) for an infinite Heat Sink.
Refer to Figure 1 for Derating based on Dissipation and Thermal Resistance. Derating from 150
o
C is based on the reciprocal of thermal
resistance,
θ
JC
+
θ
HS
. For example: Where
θ
JC
= 4
o
C/W and given
θ
HS
= 6
o
/W as the thermal resistance of an external Heat Sink, the
junction-to-air thermal resistance,
θ
JA
= 10
o
C/W. Therefore, for the maximum allowed dissipation, derate 0.1W/
o
C for each degree from
T
AMB
to the maximum rated junction temperature of 150
o
C. If T
AMB
= 100
o
C, the maximum P
D
is (150 - 100) x 0.1W/
o
C = 5W.
Electrical Specifications
T
A
= -40
ο
C to 125
ο
C, V
IN
= 2V, V
CC
= +12V, Unless Otherwise Specified
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
Operating Voltage Range
V
CC
4.5
-
25
V
Over-Voltage Shutdown
V
OVSD
R
L
= 1k
, V
IN
= 2V
26
33
38
V
Over-Temperature Limiting
T
SD
-
150
-
o
C
Negative Pulse
Output Clamp Voltage
V
CL
I
CL
= -100mA, V
CC
= 4.5V to 25V,
V
IN
= 0.8V
(V
CC
- 62)
(V
CC
- 37)
(V
CC
- 28)
V
Short Circuit Current Limiting
I
SC
(Note 4)
0.7
1.1
1.7
A
Input Control ON
V
IH
2.0
-
-
V
Input Control OFF
V
IL
-
-
0.8
V
Input Current High
I
IH
V
IN
= 5.5V, V
CC
= 6V to 24
10
-
40
μ
A
Input Current Low
I
IL
V
IN
= 0.8V, V
CC
= 6V to 24V
10
-
30
μ
A
Supply Current, Full Load,
Input Control ON
I
CCMAX
V
IN
= 2V; I
OUT
= 0.55A
-
-
0.6
A
Supply Current, No Load,
Input Control OFF
I
CCMIN
V
IN
= 0V; I
OUT
= 0A
-
55
150
μ
A
Input-Output Forward Voltage
Drop (V
CC
- V
OUT
)
V
SAT
I
OUT
= 0.6A, V
CC
= 4.5V to 25V
-
-
1.0
V
Output Leakage
I
OUT_LK
V
IN
= 0.8V, V
CC
= 6V to 24V
-
-
50
μ
A
Turn-On Time
t
ON
R
L
= 80
, T
A
= 125
°
C
-
6
20
μ
s
Turn-OFF Time
t
OFF
R
L
= 80
, T
A
= 125
°
C
-
17
65
μ
s
NOTE:
4. Short Circuit current will be reduced when Thermal Shutdown occurs. Testing of a short circuit current may require a short duration pulse.
HIP1031
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HIP1090 | Protected High Side Power Switch with Transient Suppression |
| HIP1090AS | 20000 SYSTEM GATE LOGIC CELL ARRAY - NOT RECOMMENDED for NEW DESIGN |
| HIP2060 | 60V, 10A Half Bridge Power MOSFET Array(60V, 10A半橋功率MOSFET陣列) |
| HIP2060AS1 | 60V, 10A Half Bridge Power MOSFET Array |
| HIP2060AS2 | 20000 SYSTEM GATE 3.3 VOLT LOGIC CELL AR - NOT RECOMMENDED for NEW DESIGN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HIP1090 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Protected High Side Power Switch with Transient Suppression |
| HIP1090AS | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述: |
| HIP2030B4 WAF | 制造商:Harris Corporation 功能描述: |
| HIP2030EVAL | 制造商:Harris Corporation 功能描述: |
| HIP2060 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:60V, 10A Half Bridge Power MOSFET Array |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。