- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384420 > HI7190 (Intersil Corporation) 24-Bit, High Precision, Sigma Delta A/D Converter(24位高精密∑-Δ A/D轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | HI7190 |
| 廠商： | Intersil Corporation |
| 英文描述： | 24-Bit, High Precision, Sigma Delta A/D Converter(24位高精密∑-Δ A/D轉(zhuǎn)換器) |
| 中文描述： | 24位，精度高，Σ-ΔA / D轉(zhuǎn)換（24位高精密Σ-Δ的A / D轉(zhuǎn)換器） |
| 文件頁數(shù)： | 18/25頁 |
| 文件大?。?/td> | 472K |
| 代理商： | HI7190 |
18
FN3612.10
June 27, 2006
Instruction Register
The Instruction Register is an 8-bit register which is used
during a communications cycle for setting up read/write
operations.
R/W
- Bit 7 of the Instruction Register determines whether a
read or write operation will be done following the instruction
byte load. 0 = READ, 1 = WRITE.
MB1, MB0
- Bits 6 and 5 of the Instruction Register
determine the number of bytes that will be accessed
following the instruction byte load. See Table 5 for the
number of bytes to transfer in the transfer cycle.
FSC
- Bit 4 is used to determine whether a Positive Full Scale
Calibration Register I/O transfer (FSC = 0) or a Negative Full
Scale Calibration Register I/O transfer (FSC = 1) is being
performed (see Table 6).
A3, A2, A1, A0
- Bits 3 and 2 (A3 and A2) of the Instruction
Register determine which internal register will be accessed
while bits 1 and 0 (A1 and A0) determine which byte of that
register will be accessed first. See Table 6 for the address
decode.
Write Operation
Data can be written to the Control Register, Offset
Calibration Register, Positive Full Scale Calibration Register,
and the Negative Full Scale Calibration Register. Write
operations are done using the SDIO, CS and SCLK lines
only, as all data is written into the HI7190 via the SDIO line
even when using the 3-wire configuration. Figures 14 and 15
show typical write timing diagrams.
The communication cycle is started by asserting the CS line
low and starting the clock from its idle state. To assert a write
cycle, during the instruction phase of the communication
cycle, the Instruction Byte should be set to a write transfer
(R/W = 1).
When writing to the serial port, data is latched into the
HI7190 on the rising edge of SCLK. Data can then be
changed on the falling edge of SCLK. Data can also be
changed on the rising edge of SCLK due to the 0ns hold time
required on the data. This is useful in pipelined applications
where the data is latched on the rising edge of the clock.
Read Operation - 3-Wire Transfer
Data can be read from the Data Output Register, Control
Register, Offset Calibration Register, Positive Full Scale
Calibration Register, and the Negative Full Scale Calibration
Register. When configured in 3-wire transfer mode, read
operations are done using the SDIO, SDO, CS and SCLK
lines. All data is read via the SDO line. Figures 16 and 17
show typical 3-wire read timing diagrams.
The communication cycle is started by asserting the CS line
and starting the clock from its idle state. To assert a read
cycle, during the instruction phase of the communication
cycle, the Instruction Byte should be set to a read transfer
(R/W = 0).
When reading the serial port, data is driven out of the HI7190
on the falling edge of SCLK. Data can be registered
externally on the next rising edge of SCLK.
Read Operation - 2-Wire Transfer
Data can be read from the Data Output Register, Control
Register, Offset Calibration Register, Positive Full Scale
Calibration Register, and the Negative Full Scale Calibration
Register. When configured in two-wire transfer mode, read
operations are done using the SDIO, CS and SCLK lines. All
data is read via the SDIO line. Figures 18 and 19 show
typical 2-wire read timing diagrams.
INSTRUCTION REGISTER
MSB
6
5
4
3
2
1
LSB
R/W
MB1
MB0
FSC
A3
A2
A1
A0
TABLE 5. MULTIPLE BYTE ACCESS BITS
MB1
MB0
DESCRIPTION
0
0
Transfer 1 Byte
0
1
Transfer 2 Bytes
1
0
Transfer 3 Bytes
1
1
Transfer 4 Bytes
TABLE 6. INTERNAL DATA ACCESS DECODE STARTING
BYTE
FSC A3
A2
A1
A0
DESCRIPTION
X
0
0
0
0
Data Output Register, Byte 0
X
0
0
0
1
Data Output Register, Byte 1
X
0
0
1
0
Data Output Register, Byte 2
X
0
1
0
0
Control Register, Byte 0
X
0
1
0
1
Control Register, Byte 1
X
0
1
1
0
Control Register, Byte 2
X
1
0
0
0
Offset Cal Register, Byte 0
X
1
0
0
1
Offset Cal Register, Byte 1
X
1
0
1
0
Offset Cal Register, Byte 2
0
1
1
0
0
Positive Full Scale Cal Register, Byte 0
0
1
1
0
1
Positive Full Scale Cal Register, Byte 1
0
1
1
1
0
Positive Full Scale Cal Register, Byte 2
1
1
1
0
0
Negative Full Scale Cal Register, Byte 0
1
1
1
0
1
Negative Full Scale Cal Register, Byte 1
1
1
1
1
0
Negative Full Scale Cal Register, Byte 2
TABLE 6. INTERNAL DATA ACCESS DECODE STARTING
BYTE (Continued)
FSC A3
A2
A1
A0
DESCRIPTION
HI7190
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HIN202E(中文) | ±15kV, ESD-Protected, +5V Powered, RS-232 Transmitters/Receivers(±15kV ESD防護(hù), +5V電源電壓, RS-232收發(fā)器) |
| HIN206E(中文) | ±15kV, ESD-Protected, +5V Powered, RS-232 Transmitters/Receivers(±15kV ESD防護(hù), +5V電源電壓, RS-232收發(fā)器) |
| HIN207E(中文) | ±15kV, ESD-Protected, +5V Powered, RS-232 Transmitters/Receivers(±15kV ESD防護(hù), +5V電源電壓, RS-232收發(fā)器) |
| HIN208E(中文) | ±15kV, ESD-Protected, +5V Powered, RS-232 Transmitters/Receivers(±15kV ESD防護(hù), +5V電源電壓, RS-232收發(fā)器) |
| HIN211E(中文) | ±15kV, ESD-Protected, +5V Powered, RS-232 Transmitters/Receivers(±15kV ESD防護(hù), +5V電源電壓, RS-232收發(fā)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI7190 WAF | 制造商:Harris Corporation 功能描述: |
| HI7190_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:24-Bit, High Precision, Sigma Delta A/D Converter |
| HI7190EVAL | 功能描述:EVALUATION PLATFORM HI7190 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| HI7190IB | 功能描述:IC ADC 24BIT PROGBL SER 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| HI7190IBZ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC ADC 24BIT 10MHZ SIGMADELTA 20 IND RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。