參數(shù)資料
型號(hào)： HDM8515P
廠商： Hynix Semiconductor Inc.
英文描述： Operational Amplifier (Op-Amp) IC; Number of Amplifiers:4; Package/Case:14-DIP; Op Amp Type:Low Power; Single Supply Voltage Min (+V):3V; Dual Supply Voltage Max (+/- V):16V; Amplifier Type:Operational; Mounting Type:Through Hole
中文描述： 的DVB /決策支持系統(tǒng)兼容接收器
文件頁(yè)數(shù)： 53/75頁(yè)
文件大小： 272K
代理商： HDM8515P
53
14
Test Set-up
The eight bit data written to this location defines the data presented on
the 16 bit test bus. For configurations where the data is updated once
per symbol period, the data changes at the rising edge of
SYMBOL_CLOCK
(in the case that SYMBOL_CLOCK remains high for consecutive
CLOCK
cycles, the test port data will also change accordingly during the high
period of SYMBOL_CLOCK due to the arrival of another symbol).
Bits [2:0]. Test port configuration
00H
Output is tristate.
01H
Test bits [13:8] provide the I baseband filter output. Test bits [5:0]
provide the Q baseband filter output. This information is updated once
per symbol period.
02H
Test bits [15:0] provide the sixteen most significant bits of the
demodulator carrier phase test bits. This information is updated once
per
symbol period.
03H
Test bits [15:0] provide the sixteen most significant bits of the
demodulator symbol phase test bits. This information is updated once
per
symbol period.
04H
Test bits [15:8] provide the Reed Solomon output data. Test bits
[7:0] provide the deinterleaver output data. This information is updated at
the Reed Solomon clock rate; when the transport stream output is
configured to parallel output mode, DATA_CLK may be used as an
output clock for this data.
05H
All Zero.
06H
Test bits [13:8] provide the six bit I-channel data from the ADC.
Test bits [5:0] provides the six bit Q-channel data from the ADC. This
information is updated at the fixed rate sample clock.
07H
In this mode the test pins are used as input pins. The internal
ADC is disabled, and the inputs at the test pins are fed directly to the
demodulator. Test bits [13:8] are used as I-channel input and test bits
[5:0] are used as Q-channel input. This information is updated at the
fixed rate sample clock.
Bit 3. Transport error Indicator Enable/Disable
Enables/Disables the transport error indicator,1 bit indicator in transport
header. When this bit is set to 1 and if transport error is internally
detected the transport error indicator bit is set to 1. When zero this
functionality is disabled.
相關(guān)PDF資料
PDF描述
HE6SF200 High efficiency super fast silicon rectifier diode
HE82005 8-BIT MICRO-CONTROLLER
HE82006 8-BIT MICRO-CONTROLLER
HE82015 8-BIT MICRO-CONTROLLER
HE83000 8-BIT MICRO-CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HDM9010 制造商:SHOULDER 制造商全稱(chēng):SHOULDER 功能描述:Frequency Synthesizer
HDM9020 制造商:SHOULDER 制造商全稱(chēng):SHOULDER 功能描述:Frequency Synthesizer
HDM9030 制造商:SHOULDER 制造商全稱(chēng):SHOULDER 功能描述:Frequency Synthesizer
HDM9040 制造商:SHOULDER 制造商全稱(chēng):SHOULDER 功能描述:Frequency Synthesizer
HDM9050 制造商:SHOULDER 制造商全稱(chēng):SHOULDER 功能描述:Frequency Synthesizer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*