- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384397 > HDM8513 (Hynix Semiconductor Inc.) Operational Amplifier (Op-Amp) IC; Package/Case:8-DIP; Op Amp Type:General Purpose PDF資料下載
參數(shù)資料
| 型號： | HDM8513 |
| 廠商： | Hynix Semiconductor Inc. |
| 英文描述： | Operational Amplifier (Op-Amp) IC; Package/Case:8-DIP; Op Amp Type:General Purpose |
| 中文描述： | 的DVB /決策支持系統(tǒng)兼容接收器 |
| 文件頁數(shù)： | 51/67頁 |
| 文件大小： | 261K |
| 代理商： | HDM8513 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當(dāng)前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
51
18
Control Parameters for Viterbi and RS Decoders
Bit 0. Parallel or Serial Output
Controls the transport stream output of the 8513A to serial or parallel
mode.
“0” (default) means the 8513A MPEG output is parallel.
“1” means the 8513A MPEG output is serial. The LSB of the data
bus(data[0] - pin 98) is used as the serial output pin.
Bit 1. MPEG2 Data
“0” (default) means the incoming data is MPEG2 decoded. In this mode
a sync byte is expected every 188 bytes.
“1” means non-MPEG2 data. The Viterbi decoder doesn’t check the
existence of the sync byte.
Bit [4:2]. Depuncturing Rate
It defines the depuncturing rate of the Viterbi decoder. When
vb_autocode is disabled, the depuncturing rate is set to this value.
0 --- 1/2
1 --- 2/3
2 --- 3/4
3 --- 5/6
4 --- 7/8
5 --- 6/7
Bit 5. Viterbi Auto Decoding Mode
When this bit is set to 1, the Viterbi decoder automatically finds the
correct code rate of the incoming signal. When this bit is set to 0, the
code rate is set to the user-defined value at bit[4:2]. The default is 0.
Bit 6. DSS Mode
When this bit is set to 0, this device operates as DVB mode. When
this bit is set to 1, this device operates as DSS mode. In that case, the
roll-off factor of the Nyquist filter is set to 0.2. The default is 0 (DVB).
Bit 7. BPSK Mode
When this bit is set to 0, the demodulator assumes the incoming data
is QPSK-modulated. When this bit is set to 1, the demodulator
assumes the incoming data is BPSK-modulated.
Rate 1/2 Threshold Select
This seven bit parameter defines the threshold used in the Viterbi
decoder node synchronization process. For rate 1/2, the nominal value
is 30 (1EH).
19
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDM8513A | Linear Voltage Regulator IC; Package/Case:3-TO-92; Supply Voltage:30V; Output Voltage:5V; Current Rating:0.1A; Operating Temp. Max:70 C; Operating Temp. Min:0 C; Output Voltage Max:5V; Voltage Regulator Type:Positive Voltage |
| HDM8513AP | Timer IC; Supply Voltage Max:16V; Package/Case:14-DIP; Current Rating:10A; Timer Type:Timer-Dual; Mounting Type:Through Hole |
| HDM8513AT | Darlington Bipolar Transistor; Power Dissipation:175W; Package/Case:TO-3; Mounting Type:Through Hole; Current Rating:20A; Voltage Rating:500V |
| HDM8515 | ANALOG IC - DATASHEET REFERENCE |
| HDM8515P | Operational Amplifier (Op-Amp) IC; Number of Amplifiers:4; Package/Case:14-DIP; Op Amp Type:Low Power; Single Supply Voltage Min (+V):3V; Dual Supply Voltage Max (+/- V):16V; Amplifier Type:Operational; Mounting Type:Through Hole |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDM8513A | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:DVB/DSS Compliant Receiver |
| HDM8513AP | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:DVB/DSS Compliant Receiver |
| HDM8513AT | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:DVB/DSS Compliant Receiver |
| HDM8515 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:DVB/DSS Compliant Receiver |
| HDM8515P | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:DVB/DSS Compliant Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。