- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384392 > HC-5509B (Intersil Corporation) ITU CO/Loop Carrier SLIC(ITU 環(huán)路載波芯片) PDF資料下載
參數(shù)資料
| 型號： | HC-5509B |
| 廠商： | Intersil Corporation |
| 英文描述： | ITU CO/Loop Carrier SLIC(ITU 環(huán)路載波芯片) |
| 中文描述： | 國際電聯(lián)合作/環(huán)路載波用戶接口（國際電聯(lián)環(huán)路載波芯片） |
| 文件頁數(shù)： | 4/8頁 |
| 文件大小： | 89K |
| 代理商： | HC-5509B |
4-4
Logic Outputs
Logic ‘0’ V
OL
Logic ‘1’ V
OH
Power Dissipation On Hook
I
LOAD
= 800
μ
A
I
LOAD
= 40
μ
A
Relay Drivers Off
V
B+
= 5.25V, V
B-
= -58V, R
LOOP
=
∞
V
B+
= 5.25V, V
B
- = -58V, R
LOOP
=
∞
-
0.1
0.5
V
2.7
-
-
V
-
200
-
mW
I
B
+
I
B
-
UNCOMMITTED OP AMP PARAMETERS
-
-
6
mA
-6
-
-
mA
Input Offset Voltage
-
±
5
±
10
-
mV
Input Offset Current
-
-
nA
Differential Input Resistance
(Note 4)
-
1
-
M
Output Voltage Swing
R
L
= 10k
(Note 4)
-
±
3
-
V
P-P
MHz
Small Signal GBW
-
1
-
NOTE:
4. These parameters are controlled by design or process parameters and are not directly tested. These parameters are characterized upon initial
design release, upon design changes which would affect these characteristics, and at intervals to assure product quality and specification
compliance.
Electrical Specifications
Unless Otherwise Specified, Typical Parameters are at T
A
= 25
o
C, Min-Max Parameters are Over Operating
Temperature Range, V
B-
= -48V, V
B+
= 5V, AG = DG = BG = 0V. All AC Parameters are specified at 600
2-Wire Terminating Impedance
(Continued)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
Pin Descriptions
SOIC
SYMBOL
DESCRIPTION
1
AG
(Note 5)
Analog Ground - To be connected to zero potential. Serves as a reference for the transmit output and receive input
terminals.
2
V
B
+
Positive Voltage Source - most positive supply.
3
C
1
Capacitor #C
1
- An external capacitor to be connected between this terminal and analog ground. Required for proper
operation of the loop current limiting function.
4
F1
Function Address #1 - A TTL and CMOS compatible input used with F0 function address line to externally select logic
functions. The three selectable functions are mutually exclusive. See Truth Table. F1 should be toggled high after power
is applied.
5
F0
Function Address #0 - A TTL and CMOS compatible input used with F1 function address line to externally select logic
functions. The three selectable functions are mutually exclusive. See Truth Table.
6
RS
Ring Synchronization Input - A TTL - compatible clock input. The clock is arranged such that a positive pulse (50
μ
s -
500
μ
s) occurs on the zero crossing of the ring voltage source, as it appears at the RFS terminal. For Tip side injected
systems, the RS pulse should occur on the negative going zero crossing and for Ring injected systems, on the positive
going zero crossing. This ensures that the ring delay activates and deactivates when the instantaneous ring voltage is
near zero. If synchronization is not required, the pin should be tied to 5.
7
SHD
Switch Hook Detection - An active low LS, TTL-compatible logic output. A line supervisory output.
8
GKD
Ground Key Detection - An active low LS, TTL-compatible logic output. A line supervisory output.
9
TST
A TTL logic input. A low on this pin will set a latch and keep the SLIC in a power down mode until the proper F1, F0
state is set and will keep ALM low. See Truth Table.
10
ALM
An LS TTL-compatible active low output which responds to the thermal detector circuit when a safe operating die
temperature has been exceeded. When TST is forced low by an external control signal, ALM is latched low until the
proper F1, F0 state and TST input is brought high. The ALM can be tied directly to the TST pin to power down the part
when a thermal fault is detected and then reset with F0, F1. See Truth Table. It is possible to ignore transient thermal
overload conditions in the SLIC by delaying the response to the TST pin from the ALM. Care must be exercised in
attempting this as continued thermal overstress may reduced component life.
11
I
LMT
Loop Current Limit - Voltage on this pin sets the short loop current limiting conditions using a resistive voltage divider.
12
OUT1
The analog output of the spare operational amplifier.
13
-IN1
The inverting analog input of the spare operational amplifier.
HC-5509B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HC1-5504DLC-5 | SLIC Subscriber Line Interface Circuit |
| HC1-5504DLC-9 | SLIC Subscriber Line Interface Circuit |
| HC1-5504B-5 | EIA/ITU PABX SLIC with 40mA Loop Feed |
| HC1-5504B-9 | EIA/ITU PABX SLIC with 40mA Loop Feed |
| HC4P5504B1- | ITU Low Cost, PABX SLIC With 40mA Loop Feed |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HC-5509B_03 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:ITU CO/Loop Carrier SLIC |
| HC5509B3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| HC-5509B3999-003 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:SLIC Subscriber Line Interface Circuit |
| HC5509B3999-003 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| HC5509B4P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。