- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384347 > GS8000ACNE3 (Gennum Corporation) DVI / HDMI Extender PDF資料下載
參數(shù)資料
| 型號(hào)： | GS8000ACNE3 |
| 廠商： | Gennum Corporation |
| 英文描述： | DVI / HDMI Extender |
| 中文描述： | 和DVI / HDMI延長(zhǎng)器 |
| 文件頁(yè)數(shù)： | 4/16頁(yè) |
| 文件大?。?/td> | 228K |
| 代理商： | GS8000ACNE3 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
GS8000 Data Sheet
Proprietary and Confidential
25544 - 3
May 2005
4 of 16
18
OE
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Output enable (active HIGH).
When set HIGH, the differential signal outputs will be active.
When set LOW, the differential signal outputs will mute.
19
SCDT
Non
Synchronous
Output
CONTROL SIGNAL OUTPUT
Sync detect (active HIGH).
Will be set HIGH when a valid signal has been detected at the
RXC/RXC pins.
NOTE: The SCDT pin can be connected to the OE pin to enable an
auto mute upon link inactivity function.
20
D_VDD
Non
Synchronous
Power
Digital core power supply. Connect to +3.3V DC.
21, 22
TXC, TXC
Analog
Output
Transition minimized differential signal (TMDS) output clock.
23, 30, 31
VDDQ
Analog
Power
Power supply for the differential output cable drivers. Connect to
+3.3V DC.
24, 25
TX0, TX0
Analog
Output
Transition minimized differential signal (TMDS) data output 0.
26, 27, 34
GNDQ
Analog
Power
Differential output cable driver ground connection.
28, 29
TX1, TX1
Analog
Output
Transition minimized differential signal (TMDS) data output 1.
32, 33
TX2, TX2
Analog
Output
Transition minimized differential signal (TMDS) data output 2.
35
OUT_SWI
NG
Analog
Input
Differential output signal amplitude.
An external 1% resistor connected from this input to GNDQ is used
to set the differential output signal amplitude.
Use 2k
to set the differential output signal swing to 1V.
36, 37
NC
–
–
No connection - leave floating.
38
DDC_GND
Analog
Power
LONG REACH DDC ground connection.
39
DDC_VDD
Analog
Power
LONG REACH
DDC power supply. Connect to +5V DC.
40
DDC_SCL
Non
Synchronous
I/O
Connect to display data channel (DDC) buffered serial clock (SCL).
41
DDC_SDA
Non
Synchronous
I/O
Connect to display data channel (DDC) buffered serial data (SDA).
42
A_GND
Analog
Power
Analog GND connection.
43
A_VDD
Analog
Power
Analog power supply. Connect to +3.3V DC.
Table 1-1: Pin Descriptions (Continued)
Pin Number
Name
Timing
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS809C | Microprocessor Reset Monitors |
| GS810C | Microprocessor Reset Monitors |
| GS8161FZ18BD | 18Mb Flow Through Synchronous NBT SRAM |
| GS8161FZ18BD-5.5 | 18Mb Flow Through Synchronous NBT SRAM |
| GS8161FZ18BD-5.5I | 18Mb Flow Through Synchronous NBT SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8040060 | 制造商:ATI 功能描述:FLAP WHEEL 80X40MM 60GRIT |
| GS8050BU | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | NPN | 25V V(BR)CEO | 800MA I(C) | TO-92 |
| GS8050BU/E6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | NPN | 25V V(BR)CEO | 800MA I(C) | TO-92 |
| GS8050BU/E7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | NPN | 25V V(BR)CEO | 800MA I(C) | TO-92 |
| GS8050CU | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | NPN | 25V V(BR)CEO | 800MA I(C) | TO-92 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。