- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384297 > EPXA10 (Electronic Theatre Controls, Inc.) EPXA10 PDF資料下載
參數(shù)資料
| 型號： | EPXA10 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | EPXA10 |
| 中文描述： | EPXA10 |
| 文件頁數(shù)： | 24/25頁 |
| 文件大?。?/td> | 88K |
| 代理商： | EPXA10 |
EPXA10F1020 Pin Tables
ver. 1.
4
Notes:
(1) This pin can be used as a user I/O pin after configuration.
(2) This pin is the power or ground for the ClockLock and ClockBoost circuitry. To ensure noise resistance,
the power and ground supply to the ClockLock and ClockBoost circuitry should be isolated from the
power and ground to the rest of the device. VCC_CKLK has the same voltage specifications as the
VCCINT and should be connected to a 1.8 -V power supply. If the ClockLock or ClockBoost circuitry is
not used, this power or ground pin should be connected to VCCINT or GNDINT, respectively.
(3) This pin can be used as a user I/O pin if it is not used for its device-wide or configuration function.
(4) This pin is the complementary signal for the LVDS pair on dedicated inputs and outputs that can be
configured for the LVDS standard. If not used for the LVDS pair, these pins are regular I/O pins. Pins
with the "n" suffix carry the negative signal for the LVDS channel. Pins with a "p" suffix carry the positive
signal for the LVDS channel.
(5) This pin is a dedicated pin; it is not available as a user I/O pin.
(6) This pin is tri-stated in user mode.
(7) This pin is the power or ground for the external output of a PLL. These pins should be set to the VCCIO
level/standard desired for the external clock ouput. To ensure noise resistance, the power and ground
supply to the PLL external output should be isolated from the power and ground to the rest of the VCCIO
and GNDIO pins. If the PLL or external output is not used, this power or ground pin should be connected
to VCCIO or GNDIO, respectively.
(8) The CLKLK_OUT pin is powered by the VCC_CKOUT and GND_CKOUT pins.
(9) This pin shows the status of the ClockLock and ClockBoost circuitry. When the ClockLock and
ClockBoost circuitry is locked to the incoming clock and generates an internal clock, LOCK is driven
high.
LOCK will go low if a periodic clock stops clocking the input to the PLL
. The LOCK function is optional; if the LOCK
output is not used, this pin is a user I/O pin.
(10) This pin is the active high enable pin for all of the PLL circuits in the device. When de-asserted, all PLLs
are reset to their default, unlocked state and will stop clocking. Once re-asserted, the PLLs will lock
again and start clocking. If this pin function is not needed, the pin should be connected to VCCINT.
(11) The user I/O pin count includes dedicated FAST I/Os and dedicated clock inputs. It does not include the
dedicated clock feedback and output pins.
(12) This pin is reserved for future functionality and should be connected to GND for this device.
Altera Corporation
24
相關PDF資料 |
PDF描述 |
|---|---|
| EQ1-11040 | MOTOR AND LAMP CONTROL |
| EQ1-11040S | MOTOR AND LAMP CONTROL |
| EQ1-11111 | MOTOR AND LAMP CONTROL |
| EQ1-11111S | MOTOR AND LAMP CONTROL |
| EQ1-22111 | MOTOR AND LAMP CONTROL |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EPXA10F1020C1 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:IC EXCALIBUR ARM 1020FBGA |
| EPXA10F1020C1ES | 制造商:Altera Corporation 功能描述:Excalibur Device 1020-Pin FC-FBGA |
| EPXA10F1020C2 | 功能描述:EXCALIBUR ARM 1M GATS RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 帶有微控制器的 FPGA（現(xiàn)場可編程門陣列） 系列:Excalibur™ 標準包裝:4 系列:Excalibur™ 內核類型:32 位 ARM9 速度:200MHz 接口:EBI/EMI，UART/USART 程序 SRAM 字節(jié):- FPGA SRAM:- EEPROM 大小:- 數(shù)據(jù) SRAM 字節(jié):- FPGA 內核單元:- FPGA 門:- FPGA 寄存器:- 電源電壓:1.8V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:1020-BBGA 供應商設備封裝:- 包裝:散裝 其它名稱:Q3720548 |
| EPXA10F1020C2ES | 制造商:Altera Corporation 功能描述:IC EXCALIBUR ARM 1020FBGA |
| EPXA10F1020C3 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:IC EXCALIBUR ARM 1020FBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復。