參數資料
型號: EPC16QC100
廠商: Altera Corporation
英文描述: 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
中文描述: 2。增強型配置器件(EPC4,EPC8
文件頁數: 21/36頁
文件大?。?/td> 421K
代理商: EPC16QC100
Altera Corporation
August 2005
2–21
Configuration Handbook, Volume 2
Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
Pin Description
Tables 2–7
through
2–9
describe the enhanced configuration device pins.
These tables include configuration interface pins, external flash interface
pins, JTAG interface pins, and other pins.
Table 2–7. Configuration Interface Pins
Pin Name
Pin Type
Description
DATA[7..0]
Output
This is the configuration data output bus.
DATA
changes on each falling
edge of
DCLK
.
DATA
is latched into the FPGA on the rising edge of
DCLK
.
DCLK
Output
The
DCLK
output pin from the enhanced configuration device serves as
the FPGA configuration clock.
DATA
is latched by the FPGA on the rising
edge of
DCLK
.
nCS
Input
The
nCS
pin is an input to the enhanced configuration device and is
connected to the FPGA’s
CONF_DONE
signal for error detection after all
configuration data is transmitted to the FPGA. The FPGA will always drive
nCS
and
OE
low when
nCONFIG
is asserted. This pin contains a
programmable internal weak pull-up resistor that can be disabled/enabled
in the Quartus II software through the
Disable nCS and OE pull-ups on
configuration device
option.
nINIT_CONF
Open-Drain Output
The
nINIT_CONF
pin can be connected to the
nCONFIG
pin on the FPGA
to initiate configuration from the enhanced configuration device via a
private JTAG instruction. This pin contains an internal weak pull-up
resistor that is always active. The
INIT_CONF
pin does not need to be
connected if its functionality is not used. If
nINIT_CONF
is not used,
nCONFIG
must be pulled to V
CC
either directly or through a pull-up
resistor.
OE
Open-Drain
Bidirectional
This pin is driven low when POR is not complete. A user-selectable 2-ms
or 100-ms counter holds off the release of
OE
during initial power up to
permit voltage levels to stabilize. POR time can be extended by externally
holding
OE
low.
OE
is connected to the FPGA
nSTATUS
signal. After the
enhanced configuration device controller releases
OE
, it waits for the
nSTATUS
-
OE
line to go high before starting the FPGA configuration
process. This pin contains a programmable internal weak pull-up resistor
that can be disabled/enabled in the Quartus II software through the
Disable nCS and OE pull-ups on configuration device
option.
相關PDF資料
PDF描述
EPC16QI100 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC8xxx 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC8QC100 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC8QI100 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC16xxx 435882001
相關代理商/技術參數
參數描述
EPC16QC100N 功能描述:FPGA-配置存儲器 IC - Ser. Config Mem Flash 16Mb 33 MHz RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:PLCC-20
EPC16QI100 功能描述:FPGA-配置存儲器 IC - Ser. Config Mem Flash 16Mb 33 MHz RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:PLCC-20
EPC16QI100N 功能描述:FPGA-配置存儲器 IC - Ser. Config Mem Flash 16Mb 33 MHz RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:PLCC-20
EPC16UC88 功能描述:FPGA-配置存儲器 IC - Ser. Config Mem Flash 16Mb 33 MHz RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:PLCC-20
EPC16UC88AA 功能描述:IC CONFIG DEVICE 16MBIT 88-UBGA RoHS:否 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:EPC 產品變化通告:Product Discontinuation 28/Jul/2010 標準包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應商設備封裝:8-TSOP 包裝:管件