VS + = 5 V, VS
參數(shù)資料
型號: AD8224ACPZ-WP
廠商: Analog Devices Inc
文件頁數(shù): 27/28頁
文件大?。?/td> 0K
描述: IC AMP INST JFET R-R LP 16LFCSP
標準包裝: 64
放大器類型: 儀表
電路數(shù): 2
輸出類型: 滿擺幅
轉換速率: 2 V/µs
-3db帶寬: 1.5MHz
電流 - 輸入偏壓: 25pA
電壓 - 輸入偏移: 300µV
電流 - 電源: 750µA
電流 - 輸出 / 通道: 15mA
電壓 - 電源,單路/雙路(±): 4.5 V ~ 36 V,±2.25 V ~ 18 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 16-VQFN 裸露焊盤,CSP
供應商設備封裝: 16-LFCSP-VQ
包裝: 托盤 - 晶粒
配用: AD8224-EVALZ-ND - BOARD EVALUATION AD8224
AD8224
Data Sheet
Rev. C | Page 8 of 28
VS + = 5 V, VS = 0 V, VREF = 2.5 V, TA = 25°C, G = 1, RL = 2 kΩ1, unless otherwise noted. Table 6 displays the specifications for the
dynamic performance of each individual instrumentation amplifier.
Table 6. Dynamic Performance of Each Individual Amplifier—Single-Ended Output Configuration, VS = +5 V
A Grade
B Grade
Parameter
Conditions
Min
Typ
Max
Min
Typ
Max
Unit
DYNAMIC RESPONSE
Small Signal Bandwidth 3 dB
G = 1
1500
kHz
G = 10
800
kHz
G = 100
120
kHz
G =1000
14
kHz
Settling Time 0.01%
G = 1
ΔVO = 3 V step
2.5
s
G = 10
ΔVO = 4 V step
2.5
s
G = 100
ΔVO = 4 V step
7.5
s
G =1000
ΔVO = 4 V step
60
s
Settling Time 0.001%
G = 1
ΔVO = 3 V step
3.5
s
G = 10
ΔVO = 4 V step
3.5
s
G = 100
ΔVO = 4 V step
8.5
s
G =1000
ΔVO = 4 V step
75
s
Slew Rate
G = 1 to 100
2
V/s
1
When the output sinks more than 4 mA, use a 47 pF capacitor in parallel with the load to prevent ringing. Otherwise, use a larger load, such as 10 kΩ.
VS + = 5 V, VS = 0 V, VREF = 2.5 V, TA = 25°C, G = 1, RL = 2 kΩ1 unless otherwise noted. Table 7 displays the specifications for the
dynamic performance of both amplifiers when used in the differential output configuration shown in Figure 63.
Table 7. Dynamic Performance of Both Amplifiers—Differential Output Configuration2, VS = +5 V
A Grade
B Grade
Parameter
Conditions
Min
Typ
Max
Min
Typ
Max
Unit
DYNAMIC RESPONSE
Small Signal Bandwidth 3 dB
G = 1
1500
kHz
G = 10
800
kHz
G = 100
120
kHz
G =1000
14
kHz
Settling Time 0.01%
G = 1
ΔVO = 3 V step
2.5
s
G = 10
ΔVO = 4 V step
2.5
s
G = 100
ΔVO = 4 V step
7.5
s
G =1000
ΔVO = 4 V step
60
s
Settling Time 0.001%
G = 1
ΔVO = 3 V step
3.5
s
G = 10
ΔVO = 4 V step
3.5
s
G = 100
ΔVO = 4 V step
8.5
s
G =1000
ΔVO = 4 V step
75
s
Slew Rate
G = 1 to 100
2
V/s
1
When the output sinks more than 4 mA, use a 47 pF capacitor in parallel with the load to prevent ringing. Otherwise, use a larger load, such as 10 kΩ.
2
Refers to the differential configuration shown in Figure 63.
相關PDF資料
PDF描述
929647-04-27-I CONN HEADER .100 SNGL STR 27POS
AD8037ANZ IC OPAMP VF ULDIST LN 70MA 8DIP
TMM-132-01-G-S-SM CONN HEADER 32POS SNGL 2MM SMD
SL1411A075SM GAS TUBE GDT 10KA 75V SMD
LT1807IS8#TRPBF IC OPAMP R-R I/O DUAL LN 8SOIC
相關代理商/技術參數(shù)
參數(shù)描述
EP2AGX260FF35I3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 10260 LABs 612 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX260FF35I5 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 10260 LABs 612 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX260FF35I5N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 10260 LABs 612 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX45CU17C4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 1805 LABs 156 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX45CU17C4N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 1805 LABs 156 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256