- 您現在的位置：買賣IC網 > PDF目錄5912 > AD8224ACPZ-WP (Analog Devices Inc)IC AMP INST JFET R-R LP 16LFCSP PDF資料下載
參數資料
| 型號： | AD8224ACPZ-WP |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 15/28頁 |
| 文件大小： | 0K |
| 描述： | IC AMP INST JFET R-R LP 16LFCSP |
| 標準包裝： | 64 |
| 放大器類型： | 儀表 |
| 電路數： | 2 |
| 輸出類型： | 滿擺幅 |
| 轉換速率： | 2 V/µs |
| -3db帶寬： | 1.5MHz |
| 電流 - 輸入偏壓： | 25pA |
| 電壓 - 輸入偏移： | 300µV |
| 電流 - 電源： | 750µA |
| 電流 - 輸出 / 通道： | 15mA |
| 電壓 - 電源，單路/雙路(±)： | 4.5 V ~ 36 V，±2.25 V ~ 18 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-VQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 16-LFCSP-VQ |
| 包裝： | 托盤 - 晶粒 |
| 配用： | AD8224-EVALZ-ND - BOARD EVALUATION AD8224 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD8224
Data Sheet
Rev. C | Page 22 of 28
To preserve maximum pin compatibility with other dual
instrumentation amplifiers, such as the AD8222, leave the pad
unconnected. This can be done by not soldering the paddle at
all or by soldering the part to a landing that is a not connected
to any other net. For high vibration applications, a landing is
recommended.
Because the AD8224 dissipates little power, heat dissipation is
rarely an issue. If improved heat dissipation is desired (for example,
when driving heavy loads), connect the exposed pad to the
positive supply rail. For the best heat dissipation performance,
the positive supply rail should be a plane in the board. See
the Thermal Resistance section for more information.
Common-Mode Rejection over Frequency
The AD8224 has a higher CMRR over frequency than typical
in-amps, which gives it greater immunity to disturbances, such
as line noise and its associated harmonics. A well-implemented
layout is required to maintain this high performance. Input
source impedances should be matched closely. Source resistance
should be placed close to the inputs so that it interacts with as
little parasitic capacitance as possible.
Parasitics at the RGx pins can also affect CMRR over frequency.
The PCB should be laid out so that the parasitic capacitances at
each pin match. Traces from the gain setting resistor to the RGx
pins should be kept short to minimize parasitic inductance.
Reference
Errors introduced at the reference terminal feed directly to
the output. Take care to tie the REFx pins to the appropriate
local ground.
Power Supplies
A stable dc voltage should be used to power the instrumentation
amplifier. Noise on the supply pins can adversely affect
performance.
The AD8224 has two positive supply pins (Pin 5 and Pin 16)
and two negative supply pins (Pin 8 and Pin 13). While the part
functions with only one pin from each supply pair connected,
both pins should be connected for specified performance and
optimum reliability.
The AD8224 should be decoupled with 0.1 F bypass capacitors,
one for each supply. Place the positive supply decoupling
capacitor near Pin 16, and the negative supply decoupling
capacitor near Pin 8. Each supply should also be decoupled with
a 10 F tantalum capacitor. The tantalum capacitor can be
placed further away from the AD8224 and can generally be
shared by other precision integrated circuits. Figure 58 shows an
example layout.
AD8224
1
2
3
4
12
11
9
5
6
7
8
13
14
15
16
0.1F
RG
10
06286-
059
Figure 58. Example Layout
SOLDER WASH
The solder process can leave flux and other contaminants on
the board. When these contaminants are between the AD8224
leads and thermal pad, they can create leakage paths that are
larger than the AD8224 bias currents. A thorough washing
process removes these contaminants and restores the device’s
excellent bias current performance.
INPUT BIAS CURRENT RETURN PATH
The input bias current of the AD8224 must have a return path
to common. When the source, such as a transformer, cannot
provide a return current path, one should be created, as shown
INPUT PROTECTION
All terminals of the AD8224 are protected against ESD. ESD
protection is guaranteed to 4 kV (human body model). In addition,
the input structure allows for dc overload conditions a diode
drop above the positive supply and a diode drop below the
negative supply. Voltages beyond a diode drop of the supplies
cause the ESD diodes to conduct and enable current to flow
through the diode. Therefore, an external resistor should be
used in series with each of the inputs to limit current for
voltages beyond the supplies. In either scenario, the AD8224
safely handles a continuous 6 mA current at room temperature.
相關PDF資料 |
PDF描述 |
|---|---|
| 929647-04-27-I | CONN HEADER .100 SNGL STR 27POS |
| AD8037ANZ | IC OPAMP VF ULDIST LN 70MA 8DIP |
| TMM-132-01-G-S-SM | CONN HEADER 32POS SNGL 2MM SMD |
| SL1411A075SM | GAS TUBE GDT 10KA 75V SMD |
| LT1807IS8#TRPBF | IC OPAMP R-R I/O DUAL LN 8SOIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| EP2AGX260FF35I3N | 功能描述:FPGA - 現場可編程門陣列 FPGA - Arria II GX 10260 LABs 612 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EP2AGX260FF35I5 | 功能描述:FPGA - 現場可編程門陣列 FPGA - Arria II GX 10260 LABs 612 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EP2AGX260FF35I5N | 功能描述:FPGA - 現場可編程門陣列 FPGA - Arria II GX 10260 LABs 612 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EP2AGX45CU17C4 | 功能描述:FPGA - 現場可編程門陣列 FPGA - Arria II GX 1805 LABs 156 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EP2AGX45CU17C4N | 功能描述:FPGA - 現場可編程門陣列 FPGA - Arria II GX 1805 LABs 156 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
發(fā)布緊急采購，3分鐘左右您將得到回復。