參數(shù)資料
型號(hào): EDD5104ADTA-6BL
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: 512M bits DDR SDRAM
中文描述: 128M X 4 DDR DRAM, 0.7 ns, PDSO66
封裝: PLASTIC, TSOP2-66
文件頁(yè)數(shù): 37/49頁(yè)
文件大?。?/td> 568K
代理商: EDD5104ADTA-6BL
EDD5104ADTA-E, EDD5108ADTA-E, EDD5116ADTA-E
Preliminary Data Sheet E0501E10 (Ver. 1.0)
37
A Write command to the consecutive Precharge command interval (same bank)
The minimum interval tWPD is necessary between the write command and the precharge command.
in0
in1
in2
in3
CK
/CK
DQ
DM
DQS
Command
t1
t0
t2
t3
t4
t5
t6
t7
Last data input
tWPD
WRIT
NOP
NOP
tWR
PRE/PALL
WRITE to PRECHARGE Command Interval (same bank) (BL = 4)
Precharge Termination in Write Cycles
During a burst write cycle without auto precharge, the burst write operation is terminated by a precharge command
of the same bank. In order to write the last input data, tWR (min) must be satisfied. When the precharge command
is issued, the invalid data must be masked by DM.
in2
in3
in0
in1
CK
/CK
DQ
DM
DQS
Command
t1
t0
t2
t3
t4
t5
t6
t7
Data masked
WRIT
NOP
NOP
tWR
PRE/PALL
Precharge Termination in Write Cycles (same bank) (BL = 4)
相關(guān)PDF資料
PDF描述
EDD5108ADTA-5C 512M bits DDR SDRAM
EDD5116ADTA-5C REC3-SR_DR/H1 Series - Econoline Regulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 15V; Power: 3W; Low Cost 3W converter in DIP24 Package; 1kVDC Isolation; Regulated Output; UL Approved; Continuous Short Circuit Protection; Internal SMD design; 3 Pinout Options, 3 Case Styles.; Efficiency to 75%
EDD5108AFTA-5 512M bits DDR SDRAM
EDD5108ADTA-6BL-E 512M bits DDR SDRAM
EDD5108ADTA-7BL-E 512M bits DDR SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDD5104ADTA-6BL-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR SDRAM
EDD5104ADTA-7A 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR SDRAM
EDD5104ADTA-7A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR SDRAM
EDD5104ADTA-7AL 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR SDRAM
EDD5104ADTA-7AL-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR SDRAM