- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379185 > DS99144 QUAD DIFFERENTIAL DRIVERS PDF資料下載
參數(shù)資料
| 型號(hào)： | DS99144 |
| 英文描述： | QUAD DIFFERENTIAL DRIVERS |
| 中文描述： | 四差分驅(qū)動(dòng)器 |
| 文件頁數(shù)： | 9/16頁 |
| 文件大?。?/td> | 255K |
| 代理商： | DS99144 |
Agere Systems Inc.
9
Data Sheet
January 1999
BDG1A, BDP1A, BDGLA, BPNGA, BPNPA, and
Quad Differential Drivers
ESD Failure Models
Agere employs two models for ESD events that can
cause device damage or failure.
1.
A human-body model (HBM) that is used by most
of the industry for ESD-susceptibility testing and
protection-design evaluation. ESD voltage thresh-
olds are dependent on the critical parameters used
to define the model. A standard HBM (resistance =
1500
, capacitance = 100 pF) is widely used and,
therefore, can be used for comparison purposes.
2.
A charged-device model (CDM), which many
believe is the better simulator of electronics manu-
facturing exposure.
Tables 5 and 6 illustrate the role these two models play
in the overall prevention of ESD damage. HBM ESD
testing is intended to simulate an ESD event from a
charged person. The CDM ESD testing simulates
charging and discharging events that occur in produc-
tion equipment and processes, e.g., an integrated cir-
cuit sliding down a shipping tube.
The HBM ESD threshold voltage presented here was
obtained by using these circuit parameters.
Table 5. Typical ESD Thresholds for Data
Transmission Drivers
Table 6. ESD Damage Protection
Device
HBM
Threshold
>
2500
>
2500
>
3000
CDM
Threshold
>
1000
>
2000
>
2000
BDG1A, BDGLA
BDP1A
BPPGA, BPNGA,
BPNPA
ESD Threat Controls
Personnel
Wrist straps
ESD shoes
Antistatic flooring
Human-body model
(HBM)
Processes
Static-dissipative
materials
Air ionization
Charged-device
model (CDM)
Control
Model
Latch-Up
Latch-up evaluation has been performed on the data transmission drivers. Latch-up testing determines if power-
supply current exceeds the specified maximum due to the application of a stress to the device under test. A device
is considered susceptible to latch-up if the power supply current exceeds the maximum level and remains at that
level after the stress is removed.
Agere performs latch-up testing per an internal test method that is consistent with JEDEC Standard No. 17 (previ-
ously JC-40.2)
“
CMOS Latch-Up Standardized Test Procedure.
”
Latch-up evaluation involves three separate stresses to evaluate latch-up susceptibility levels:
1. dc current stressing of input and output pins.
2. Power supply slew rate.
3. Power supply overvoltage.
Table 7. Latch-Up Test Criteria and Test Results
Based on the results in Table 6, the data transmission drivers pass the Agere latch-up testing requirements and are
considered not susceptible to latch-up.
dc Current Stress of
I/O Pins
≥
150 mA
≥
250 mA
Power Supply
Slew Rate
≤
1
μs
≤
100 ns
Power Supply
Overvoltage
≥
1.75
×
Vmax
≥
2.25
×
Vmax
Data Transmission
Driver ICs
Minimum Criteria
Test Results
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSB2810 | SCHOTTKY BARRIER DIODES |
| DSB5712 | SCHOTTKY BARRIER DIODES |
| DSC | Double-Sided Chip Resistors |
| DSC2512-10DT18 | Double-Sided Chip Resistors |
| DSC2512-10FT18 | Double-Sided Chip Resistors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS99R101 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer |
| DS99R101VS | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer |
| DS99R101VS/NOPB | 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
| DS99R101VSX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer |
| DS99R101VSX/NOPB | 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。