- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379184 > DS83C520-MCL EPROM/ROM High-Speed Micro PDF資料下載
參數(shù)資料
| 型號： | DS83C520-MCL |
| 英文描述： | EPROM/ROM High-Speed Micro |
| 中文描述： | 存儲器/ ROM的高速微 |
| 文件頁數(shù)： | 31/45頁 |
| 文件大小： | 1415K |
| 代理商： | DS83C520-MCL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers
31 of 45
DC ELECTRICAL CHARACTERISTICS (continued)
(V
CC
= 4.5V, T
A
= -40°C to +85°C.)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Transition Current from 1 to 0 Ports 1, 2, 3
at 2V
Input Leakage Port 0, and
EA
pins, I/O
Mode
Input Leakage Port 0, Bus Mode
RST Pulldown Resistance
I
TL
-800
μA
9
I
L
-10
+10
μA
11
I
L
-300
50
+300
200
μA
k
10
R
RST
Note 1:
Note 2:
Note 3:
Note 4:
All parameters apply to both commercial and industrial temperature operation, unless otherwise noted.
All voltages are referenced to ground.
Active current measured with 33MHz clock source on XTAL1, V
CC
= RST = 5.5V, other pins disconnected.
Idle mode current measured with 33MHz clock source on XTAL1, V
CC
= 5.5V, RST at ground, other pins
disconnected.
Stop mode current measured with XTAL1 and RST grounded, V
CC
= 5.5V, all other pins disconnected.
When addressing external memory. This specification only applies to the first clock cycle following the transition.
RST = V
CC
. This condition mimics operation of pins in I/O mode. Port 0 is tri-stated in reset and when at a logic high
state during I/O mode.
During a 0-to-1 transition, a one-shot drives the ports hard for two clock cycles. This measurement reflects port in
transition mode.
Ports 1, 2, and 3 source transition current when being pulled down externally. It reaches its maximum at approximately
2V.
0.45 < V
IN
< V
CC
. Not a high-impedance input. This port is a weak address holding latch in Bus Mode. Peak current
occurs near the input transition point of the latch, approximately 2V.
0.45 < V
IN
< V
CC
. RST = V
CC
. This condition mimics operation of pins in I/O mode.
This is the current required from an external circuit to hold a logic low level on an I/O pin while the corresponding port
latch bit is set to 1. This is only the current required to hold the low level; transitions from 1 to 0 on an I/O pin will also
have to overcome the transition current.
Note 5:
Note 6:
Note 7:
Note 8:
Note 9:
Note 10:
Note 11:
Note 12:
TYPICAL I
CC
vs. FREQUENCY
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS83C520-MNL | EPROM/ROM High-Speed Micro |
| DS83C520-QCL | EPROM/ROM High-Speed Micro |
| DS83C520-QNL | EPROM/ROM High-Speed Micro |
| DS87C520 | EPROM/ROM High-Speed Micro |
| DS87C520-ECL | EPROM/ROM High-Speed Micro |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS83C520-MCL+ | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:EPROM/ROM High-Speed Microcontrollers |
| DS83C520-MNL | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:EPROM/ROM High-Speed Micro |
| DS83C520-MNL+ | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:EPROM/ROM High-Speed Microcontrollers |
| DS83C520-QCL | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:EPROM/ROM High-Speed Micro |
| DS83C520-QCL+ | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:EPROM/ROM High-Speed Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。