參數(shù)資料
型號: CY7C343B-30HC
英文描述: UV-Erasable/OTP Complex PLD
中文描述: UV-Erasable/OTP復雜可編程邏輯器件
文件頁數(shù): 10/12頁
文件大?。?/td> 858K
代理商: CY7C343B-30HC
相關PDF資料
PDF描述
CY7C343B-30HI UV-Erasable/OTP Complex PLD
CY7C343B-30HMB UV-Erasable/OTP Complex PLD
CY7C343B-30JC UV-Erasable/OTP Complex PLD
CY7C343B-30JI UV-Erasable/OTP Complex PLD
CY7C343B-35HC UV-Erasable/OTP Complex PLD
相關代理商/技術參數(shù)
參數(shù)描述
CY7C343B-30JC 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 1.25K Gates 64 Macro Cells 40MHz 0.65um Technology 5V 44-Pin PLCC
CY7C343B-35JI 制造商:QP Semiconductor 功能描述:
CY7C344-15JC 制造商:Cypress Semiconductor 功能描述:
CY7C344-15PC 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 600 Gates 32 Macro Cells 0.8um Technology 5V 28-Pin PDIP
CY7C344-20JC 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 600 Gates 32 Macro Cells 0.8um Technology 5V 28-Pin PLCC