型號(hào): | CY7C342B-25TMB |
英文描述: | UV-Erasable/OTP Complex PLD |
中文描述: | UV-Erasable/OTP復(fù)雜可編程邏輯器件 |
文件頁數(shù): | 3/12頁 |
文件大?。?/td> | 858K |
代理商: | CY7C342B-25TMB |
相關(guān)PDF資料 |
PDF描述 |
---|---|
CY7C342B-30HI | UV-Erasable/OTP Complex PLD |
CY7C343B-30HC | UV-Erasable/OTP Complex PLD |
CY7C343B-30HI | UV-Erasable/OTP Complex PLD |
CY7C343B-30HMB | UV-Erasable/OTP Complex PLD |
CY7C343B-30JC | UV-Erasable/OTP Complex PLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
---|---|
CY7C342B-30HI | 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 2.5K Gates 128 Macro Cells 40MHz 0.65um (CMOS) Technology 5V 68-Pin Windowed LCC |
CY7C342B-30HMB | 制造商:Cypress Semiconductor 功能描述:128-MACROCELL MAX EPLD |
CY7C342B-30JC | 制造商:QP Semiconductor 功能描述:CYPRESS 7C342F DIE 30NS-PLCC |
CY7C342B-30JI | 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 2.5K Gates 128 Macro Cells 40MHz 0.65um Technology 5V 68-Pin PLCC |
CY7C342B-30RC | 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 2.5K Gates 128 Macro Cells 40MHz 0.65um Technology 5V 68-Pin Windowed CPGA |