- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352927 > CY7C0241-35AC x18 Dual-Port SRAM PDF資料下載
參數(shù)資料
| 型號： | CY7C0241-35AC |
| 英文描述： | x18 Dual-Port SRAM |
| 中文描述： | x18雙端口SRAM |
| 文件頁數(shù)： | 3/20頁 |
| 文件大小： | 301K |
| 代理商： | CY7C0241-35AC |
CY7C138AV/144AV/006AV
CY7C139AV/145AV/016AV
CY7C007AV/017AV
Document #: 38-06051 Rev. *A
Page 11 of 20
Notes:
37. CE = HIGH for the duration of the above timing (both write and read cycle).
38. I/O0R = I/O0L = LOW (request semaphore); CER = CEL = HIGH.
39. Semaphores are reset (available to both ports) at cycle start.
40. If tSPS is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.
Switching Waveforms (continued)
tSOP
tSAA
VALID ADRESS
tHD
DATAIN VALID
DATAOUT VALID
tOHA
tAW
tHA
tACE
tSOP
tSCE
tSD
tSA
tPWE
tSWRD
tDOE
WRITE CYCLE
READ CYCLE
OE
R/W
I/O 0
SEM
A 0–A 2
Semaphore Read After Write Timing, Either Side[37]
MATCH
tSPS
A0L–A2L
MATCH
R/WL
SEML
A 0R–A2R
R/WR
SEM R
Timing Diagram of Semaphore Contention[38, 39, 40]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C0241AV-20AC | x18 Dual-Port SRAM |
| CY7C0241AV-25AC | x18 Dual-Port SRAM |
| CY7C1049BV33-12ZC | x8 SRAM |
| CY7C1049BV33-15VC | x8 SRAM |
| CY7C1049BV33-15VI | SRAM|512KX8|CMOS|SOJ|36PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C0241-35AI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
| CY7C0241-35AXC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
| CY7C0241-35AXI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
| CY7C0241-55AC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
| CY7C0241-55AI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。