參數(shù)資料
型號(hào)： CY3687
廠商： Cypress Semiconductor Corp.
英文描述： MoBL-USB⑩ FX2LP18 USB Microcontroller
中文描述： 的MoBL - USB FX2LP18的USB微控制器⑩
文件頁(yè)數(shù)： 33/39頁(yè)
文件大?。?/td> 453K
代理商： CY3687
CY7C68053
Document # 001-06120 Rev *H
Page 33 of 39
9.13 Sequence Diagram
Various sequence diagrams and examples are presented in this section.
9.13.1 Single and Burst Synchronous Read Example
Figure 20
shows the timing relationship of the SLAVE FIFO
signals during a synchronous FIFO read using IFCLK as the
synchronizing clock. The diagram illustrates a single read
followed by a burst read.
■
At t = 0 the FIFO address is stable and the signal SLCS is
asserted (SLCS may be tied low in some applications).
Note
t
SFA
has a minimum of 25 ns. This means that when
IFCLK is running at 48 MHz, the FIFO address setup time is
more than one IFCLK cycle.
■
At t = 1, SLOE is asserted. SLOE is an output enable only
whose sole function is to drive the data bus. The data that is
driven on the bus is the data that the internal FIFO pointer is
currently pointing to. In this example it is the first data value in
the FIFO.
Note
The data is pre-fetched and is driven on the
bus when SLOE is asserted.
■
At t = 2, SLRD is asserted. SLRD must meet the setup time of
t
SRD
(time from asserting the SLRD signal to the rising edge of
the IFCLK) and maintain a minimum hold time of t
RDH
(time
from the IFCLK edge to the deassertion of the SLRD signal).
If the SLCS signal is used, it must be asserted before SLRD
(that is, the SLCS and SLRD signals must both be asserted to
start a valid read condition).
■
The FIFO pointer is updated on the rising edge of the IFCLK
while SLRD is asserted. This starts the propagation of data
from the newly addressed location to the data bus. After a
propagation delay of t
XFD
(measured from the rising edge of
IFCLK) the new data value is present. N is the first data value
read from the FIFO. To have data on the FIFO data bus, SLOE
must also be asserted.
The same sequence of events is shown for a burst read and is
marked with the time indicators of T = 0 through 5.
Note
For the
burst mode, the SLRD and SLOE are left asserted during the
entire duration of the read. In the burst read mode, when SLOE
is asserted, data indexed by the FIFO pointer is on the data bus.
During the first read cycle on the rising edge of the clock, the
FIFO pointer is updated and increments to point to address N+1.
For each subsequent rising edge of IFCLK while the SLRD is
asserted, the FIFO pointer is incremented and the next data
value is placed on the data bus.
IFCLK
SLRD
FLAGS
SLOE
DATA
Figure 20. Slave FIFO Synchronous Read Sequence and Timing Diagram
[17]
t
SRD
t
RDH
t
OEon
t
XFD
t
XFLG
t
IFCLK
N+1
Data Driven: N
>= t
SRD
t
OEon
t
XFD
N+2
t
XFD
t
XFD
>= t
RDH
t
OEoff
N+4
N+3
t
OEoff
t
SFA
t
FAH
FIFOADR
SLCS
t=0
N+1
t=1
t=2
t=3
t=4
t
FAH
T=0
t
SFA
T=1
T=2
T=3
T=4
N
N
N+1
N+2
FIFO POINTER
N+3
FIFO DATA BUS
N+4
Not Driven
Driven: N
SLOE
SLRD
N+1
N+2
N+3
Not Driven
SLRD
SLOE
IFCLK
Figure 21. Slave FIFO Synchronous Sequence of Events Diagram
IFCLK
IFCLK
N+1
IFCLK
IFCLK
N+4
N+4
IFCLK
IFCLK
IFCLK
IFCLK
N+1
SLRD
SLRD
N+1
SLOE
Not Driven
N+4
N+4
IFCLK
SLOE
[+] Feedback
相關(guān)PDF資料
PDF描述
CY37128VP160-100BAXC 5V, 3.3V, ISRTM High-Performance CPLDs
CY37032P44-125AC 5V, 3.3V, ISRTM High-Performance CPLDs
CY37064P44-200AC 5V, 3.3V, ISR⑩ High-Performance CPLDs
CY37064P44-200JC 5V, 3.3V, ISR⑩ High-Performance CPLDs
CY37384VP100-200JXC 5V, 3.3V, ISRTM High-Performance CPLDs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3688 功能描述:界面開(kāi)發(fā)工具 CY3688 RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類(lèi)型:RS-485 工具用于評(píng)估:ADM3485E 接口類(lèi)型:RS-485 工作電源電壓:3.3 V
CY3690 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 USB 2.0 DVEL KIT RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓:
CY3691 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 USB 2.0 DVEL KIT RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓:
CY3692 功能描述:時(shí)鐘和定時(shí)器開(kāi)發(fā)工具 Socket adapter "for CY23FP12" RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類(lèi)型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
CY3693 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:PTG Programming Kit
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*