
CY7C68053
Document # 001-06120 Rev *H
Page 21 of 39
Special Function Registers (SFRs)
IOA
[13]
SP
DPL0
DPH0
DPL1
[13]
DPH1
[13]
DPS
[13]
PCON
TCON
80
81
82
83
84
85
86
87
88
1
1
1
1
1
1
1
1
1
Port A (bit addressable)
Stack Pointer
Data Pointer 0 L
Data Pointer 0 H
Data Pointer 1 L
Data Pointer 1 H
Data Pointer 0/1 select
Power control
Timer/Counter control
(bit addressable)
Timer/Counter mode
control
Timer 0 reload L
Timer 1 reload L
Timer 0 reload H
Timer 1 reload H
Clock control
D7
D7
A7
A15
A7
A15
0
SMOD0
TF1
D6
D6
A6
A14
A6
A14
0
x
TR1
D5
D5
A5
A13
A5
A13
0
1
TF0
D4
D4
A4
A12
A4
A12
0
1
TR0
D3
D3
A3
A11
A3
A11
0
x
IE1
D2
D2
A2
A10
A2
A10
0
x
IT1
D1
D1
A1
A9
A1
A9
0
x
IE0
D0
D0
A0
A8
A0
A8
SEL
IDLE
IT0
xxxxxxxx RW
00000111 RW
00000000 RW
00000000 RW
00000000 RW
00000000 RW
00000000 RW
00110000 RW
00000000 RW
89
1
TMOD
GATE
CT
M1
M0
GATE
CT
M1
M0
00000000 RW
8A
8B
8C
8D
8E
8F
90
91
92
1
1
1
1
1
1
1
1
1
TL0
TL1
TH0
TH1
CKCON
[13]
Reserved
IOB
[13]
EXIF
[13]
MPAGE
[13]
D7
D7
D15
D15
x
D6
D6
D14
D14
x
D5
D5
D13
D13
T2M
D4
D4
D12
D12
T1M
D3
D3
D11
D11
T0M
D2
D2
D10
D10
MD2
D1
D1
D9
D9
MD1
D0
D0
D8
D8
MD0
00000000 RW
00000000 RW
00000000 RW
00000000 RW
00000001 RW
Port B (bit addressable)
External interrupt flags
Upper address byte of MOVX
using @R0/@R1
D7
IE5
A15
D6
IE4
A14
D5
D4
D3
1
A11
D2
0
A10
D1
0
A9
D0
0
A8
xxxxxxxx RW
00001000 RW
00000000 RW
I2CINT
A13
USBNT
A12
93
98
5
1
Reserved
SCON0
Serial Port 0 Control
(bit addressable)
Serial Port 0 data buffer
Autopointer 1 address H
Autopointer 1 address L
SM0_0
SM1_0
SM2_0
REN_0
TB8_0
RB8_0
TI_0
RI_0
00000000 RW
99
9A
9B
9C
9D
9E
9F
A0
A1
A2
A3
A8
1
1
1
1
1
1
1
1
1
1
5
1
SBUF0
AUTOPTRH1
[13]
AUTOPTRL1
[13]
Reserved
AUTOPTRH2
[13]
AUTOPTRL2
[13]
Reserved
IOC
[13]
INT2CLR
[13]
Reserved
Reserved
IE
D7
A15
A7
D6
A14
A6
D5
A13
A5
D4
A12
A4
D3
A11
A3
D2
A10
A2
D1
A9
A1
D0
A8
A0
00000000 RW
00000000 RW
00000000 RW
Autopointer 2 address H
Autopointer 2 address L
A15
A7
A14
A6
A13
A5
A12
A4
A11
A3
A10
A2
A9
A1
A8
A0
00000000 RW
00000000 RW
Port C (bit addressable)
Interrupt 2 Clear
D7
x
x
D6
x
x
D5
x
x
D4
x
x
D3
x
x
D2
x
x
D1
x
x
D0
x
x
xxxxxxxx RW
xxxxxxxx W
xxxxxxxx W
Interrupt Enable
(bit addressable)
EA
ES1
ET2
ES0
ET1
EX1
ET0
EX0
00000000 RW
A9
AA
AB
1
1
1
Reserved
EP2468STAT
[13]
[13]
Endpoint 2,4,6,8 status flags
Endpoint 2,4 Slave FIFO
status flags
Endpoint 6,8 Slave FIFO
status flags
EP8F
0
EP8E
EP4PF
EP6F
EP4EF
EP6E
EP4FF
EP4F
0
EP4E
EP2PF
EP2F
EP2EF
EP2E
EP2FF
01011010 R
00100010 R
AC
1
[13]
0
EP8PF
EP8EF
EP8FF
0
EP6PF
EP6EF
EP6FF
01100110 R
AD
AF
B0
B1
2
1
1
1
Reserved
AUTOPTRSETUP
[13]
Autopointer 1 and 2 Setup
IOD
[13]
Port D (bit addressable)
IOE
[13]
Port E
(NOT bit addressable)
OEA
[13]
Port A Output Enable
OEB
[13]
Port B Output Enable
OEC
[13]
Port C Output Enable
OED
[13]
Port D Output Enable
OEE
[13]
Port E Output Enable
Reserved
IP
Interrupt Priority (bit address-
able)
Reserved
EP01STAT
[13]
Endpoint 0 and 1 Status
GPIFTRIG
[13, 10]
Endpoint 2,4,6,8 GPIF Slave
FIFO trigger
Reserved
GPIFSGLDATH
[13]
GPIF Data H (16-bit mode
only)
GPIFSGLDATLX
[13]
GPIF Data L w/trigger
GPIFSGLDATL-
NOX
0
0
0
0
0
APTR2INC
D2
D2
APTR1INC
D1
D1
APTREN
D0
D0
00000110 RW
xxxxxxxx RW
xxxxxxxx RW
D7
D7
D6
D6
D5
D5
D4
D4
D3
D3
B2
B3
B4
B5
B6
B7
B8
1
1
1
1
1
1
1
D7
D7
D7
D7
D7
D6
D6
D6
D6
D6
D5
D5
D5
D5
D5
D4
D4
D4
D4
D4
D3
D3
D3
D3
D3
D2
D2
D2
D2
D2
D1
D1
D1
D1
D1
D0
D0
D0
D0
D0
00000000 RW
00000000 RW
00000000 RW
00000000 RW
00000000 RW
1
PS1
PT2
PS0
PT1
PX1
PT0
PX0
10000000 RW
B9
BA
BB
1
1
1
0
0
0
0
0
0
0
0
0
EP1INBSY
EP1OUTBSY
RW
EP0BSY
EP0
00000000 R
10000xxx brrrrbbb
DONE
EP1
BC
BD
1
1
D15
D14
D13
D12
D11
D10
D9
D8
xxxxxxxx RW
BE
BF
1
1
D7
D7
D6
D6
D5
D5
D4
D4
D3
D3
D2
D2
D1
D1
D0
D0
xxxxxxxx RW
xxxxxxxx R
GPIF Data L w/no trigger
Table 8. FX2LP18 Register Summary
(continued)
Hex
Size Name
Description
b7
b6
b5
b4
b3
b2
b1
b0
Default
Access
Note
13.SFRs not part of the standard 8051 architecture.
[+] Feedback